adl5363 Analog Devices, Inc., adl5363 Datasheet

no-image

adl5363

Manufacturer Part Number
adl5363
Description
2300 Mhz To 2900 Mhz Balanced Mixer, Lo Buffer And Rf Balun Preliminary Technical Datasheet Adl5363
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adl5363ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adl5363ACPZ-R7
Manufacturer:
DELTA ELECTRONICS
Quantity:
5
Part Number:
adl5363ACPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
RF frequency range of 2300 MHz to 2900 MHz
IF frequency range of dc to 450 MHz
Power conversion loss of 8.0 dB
SSB noise figure of 8.7 dB
Input IP3 of 31 dBm
Typical LO drive of 0 dBm
Single-ended, 50 Ω RF and LO input ports
High isolation SPDT LO input switch
Single-supply operation: 3.3 V to 5 V
Exposed paddle 5 mm × 5 mm, 20-lead LFCSP
1500 V HBM/500 V FICDM ESD performance
APPLICATIONS
Cellular base station receivers
Transmit observation receivers
Radio link downconverters
GENERAL DESCRIPTION
The ADL5363 uses a highly linear, doubly balanced passive
mixer core along with integrated RF and LO balancing circuitry
to allow for single-ended operation. The ADL5363 incorporates
an RF balun, allowing for optimal performance over a 2300 MHz
to 2900 MHz The balanced passive mixer arrangement provides
good LO-to-RF leakage, typically better than −35 dBm, and
excellent inter-modulation performance. The balanced mixer core
also provides extremely high input linearity, allowing the device
to be used in demanding cellular applications where in-band
blocking signals may otherwise result in the degradation of
dynamic performance. The ADL5363 provides two switched LO
paths that can be used in TDD applications where it is desirable
to rapidly switch between two local oscillators. LO current can
be externally set using a resistor to minimize dc current
commensurate with the desired level of performance. For low
voltage applications, the ADL5363 is capable of operation at
voltages down to 3.3 V with substantially reduced current.
Under low voltage operation, an additional logic pin is provided
to power down (<200 μA) the circuit when desired.
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Preliminary Technical Datasheet
2300 MHz to 2900 MHz Balanced Mixer,
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The ADL5363 is fabricated using a BiCMOS high performance
IC process. The device is available in a 5 mm × 5 mm, 20-lead
LFCSP and operates over a −40°C to +85°C temperature range.
An evaluation board is also available.
Table 1. Passive Mixers
RF Frequency
(MHz)
500 to 1700
1200 to 2500
2300 to 2900
NC = NO CONNECT
COMM
COMM
VPMX
RFCT
RFIN
1
2
3
4
5
VLO3
VCMI
FUNCTIONAL BLOCK DIAGRAM
20
6
LO Buffer and RF Balun
Single
Mixer
ADL5367
ADL5365
ADL5363
LGM3
IFOP
19
GENERATOR
7
©2011 Analog Devices, Inc. All rights reserved.
BIAS
Figure 1.
Single Mixer +
IF Amp
ADL5357
ADL5355
ADL5353
VLO2
IFON
18
8
PWDN
LOSW
ADL5363
17
9
ADL5363
www.analog.com
COMM
Dual Mixer +
IF Amp
ADL5358
ADL5356
ADL5354
NC
16
10
15
14
13
12
11
LOI2
VPSW
VGS1
VGS0
LOI1

Related parts for adl5363

adl5363 Summary of contents

Page 1

... COMM 4 COMM 5 6 VLO3 CONNECT The ADL5363 is fabricated using a BiCMOS high performance IC process. The device is available × 5 mm, 20-lead LFCSP and operates over a −40°C to +85°C temperature range. An evaluation board is also available. Table 1. Passive Mixers RF Frequency Single ...

Page 2

... ADL5363 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Specifications ..................................................................................... Performance ........................................................................... 4 3.3 V Performance ........................................................................ 4 Absolute Maximum Ratings ............................................................ 5 ESD Caution .................................................................................. 5 Pin Configuration and Function Descriptions ............................. 6 Typical Performance Characteristics ............................................. Performance ........................................................................... 7 Preliminary Technical Datasheet   Circuit Description ...........................................................................8   RF Subsystem .................................................................................8   LO Subsystem ................................................................................8   ...

Page 3

... Tunable to >20 dB over a limited bandwidth Differential impedance 200 MHz Externally generated Device enabled, IF output to 90% of its final level Device disabled, supply current < Device enabled Device disabled Rev. PrA| Page ADL5363 = 50 Ω, unless otherwise noted. O Min Typ Max TBD 50 2300 ...

Page 4

... ADL5363 5 V PERFORMANCE mA 25° 2600 MHz otherwise noted. Table 3. Parameter DYNAMIC PERFORMANCE Power Conversion Loss Voltage Conversion Loss SSB Noise Figure Input Third-Order Intercept (IIP3) Input Second-Order Intercept (IIP2) Input 1 dB Compression Point (IP1dB) LO-to-IF Leakage ...

Page 5

... Exposure to absolute 13 dBm maximum rating conditions for extended periods may affect 6.0 V device reliability. 5.5 V 1.2 W 25°C/W ESD CAUTION 150°C −40°C to +85°C −65°C to +150°C 260°C Rev. PrA| Page ADL5363 ...

Page 6

... VCMI No Connect. This pin can be grounded. EPAD (EP) Exposed pad must be soldered to ground. Preliminary Technical Datasheet PIN 1 INDICATOR VPMX 1 15 LOI2 14 VPSW RFIN 2 ADL5363 13 VGS1 RFCT 3 TOP VIEW COMM 4 12 VGS0 (Not to Scale) COMM 5 11 LOI1 NOTES CONNECT. 2. EXPOSED PAD. MUST BE SOLDERED TO GROUND ...

Page 7

... Rev. PrA| Page ADL5363 2200 2400 2600 2800 RF FREQUENCY (MHz) Figure 6. Input IP2 vs. RF Frequency 2200 2400 2600 2800 RF FREQUENCY (MHz) Figure 7. SSB Noise Figure vs. RF Frequency 3000 3000 ...

Page 8

... The resulting amplifier provides extremely high performance centered on an operating frequency of 2700 MHz. 13 VGS1 The ADL5363 has two LO inputs permitting multiple synthesizers to be rapidly switched with extremely short switching times VGS0 12 (<40 ns) for frequency agile applications. The two inputs are ...

Page 9

... V, resulting in substantial dc power savings. In addition, when operating with supply voltages below 3.6 V, the ADL5363 has a power-down mode that permits the dc current to drop to <200 μA. All of the logic inputs are designed to work with any logic family that provides a Logic 0 input level of less than 0 ...

Page 10

... LO amplifier to optimize dc current vs. optimum IIP3 performance. MIXER VGS CONTROL DAC The ADL5363 features two logic control pins, Pin 12 (VGS0) and Pin 13 (VGS1), that allow programmability for internal gate-to-source voltages for optimizing mixer performance over desired frequency bands ...

Page 11

... Rev. PrA| Page 0Ω PWR_UP R21 10kΩ L3 0Ω C12 22pF LO2_IN VPOS LOI2 C20 R22 10pF 10kΩ VPSW C22 R23 1nF 15kΩ VGS1 VGS1 VGS0 VGS0 LOI1 LO1_IN C10 22pF LOSEL R4 10kΩ VPOS ADL5363 ...

Page 12

... ADL5363 Table 7. Evaluation Board Configuration Components Description C2, C6, C8, Power Supply Decoupling. Nominal supply decoupling consists of C20, C21 a 10 μF capacitor to ground in parallel with capacitor to ground positioned as close to the device as possible. C1, C4 Input Interface. The input channels are ac-coupled through C1. ...

Page 13

... Preliminary Technical Datasheet Figure 11. Evaluation Board Top Layer Figure 12. Evaluation Board Ground Plane, Internal Layer 1 Figure 13. Evaluation Board Power Plane, Internal Layer 2 Figure 14. Evaluation Board Bottom Layer Rev. PrA| Page ADL5363 ...

Page 14

... ADL5363 OUTLINE DIMENSIONS PIN 1 INDICATOR 12° MAX 0.90 0.85 0.80 SEATING PLANE ORDERING GUIDE Model Temperature Range 1 ADL5363XCPZ-R7 −40°C to +85°C ADL5363-EVALZ RoHS Compliant Part. 0.60 MAX 5.00 BSC SQ 0.60 MAX 15 16 4.75 0.65 BSC BSC SQ (BOTTOM VIEW 0.75 TOP VIEW 0.60 2.60 BSC 0.50 0.70 0.65 FOR PROPER CONNECTION OF 0.60 THE EXPOSED PAD, REFER TO ...

Page 15

... Preliminary Technical Datasheet NOTES ©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR09914-0-5/11(PrA) Rev. PrA| Page ADL5363 ...

Related keywords