sae81c90 Infineon Technologies Corporation, sae81c90 Datasheet
sae81c90
Available stocks
Related parts for sae81c90
sae81c90 Summary of contents
Page 1
Microcomputer Components Standalone Full-CAN Controller SAE 81C90/91 Data Sheet 01.97 Preliminary ...
Page 2
Stand Alone Full CAN Controller Full CAN controller for data rate Mbaud Complies with CAN specification V2.0 part A (part B passive messages simultaneous (each with maximum data length) Message identifier reprogrammable “on the ...
Page 3
Intermediate Version Introduction The Siemens Stand Alone Full CAN (SFCAN) circuit incorporates all the parts for completely autonomous transmission and reception of messages using the CAN protocol. The flexible, programmable interface allows hookup to different implementations of the physical ...
Page 4
Intermediate Version Pin Configurations (top view) Figure 2 Semiconductor Group SAE 81C90/91 3 ...
Page 5
Intermediate Version Pin Definitions and Functions Symbol Pin Number PLCC-48 PLCC- CLKOUT 14 3 RES 19 4 AD0/ AD1/ AD2/CLK 44 21 AD3 AD4/TIM ...
Page 6
Intermediate Version Pin Definitions and Functions (cont’d) Symbol Pin Number PLCC-48 PLCC- SSA DD1 DD2 SS1 SS2 1) For best results keep the crystal ...
Page 7
Intermediate Version Functional Description The Siemens stand-alone Full-CAN (SFCAN) circuit is a large-scale-integrated peripheral device that executes the entire protocol of an automobile or industrial network. Figure 3 Block Diagram Semiconductor Group SAE 81C90/91 6 ...
Page 8
Intermediate Version Bus communication is based on the controller-area-network (CAN) protocol. With features like short message length, guaranteed reaction time for messages of appropriate priority, which is defined by the message identifiers. Also included are powerful error detection and ...
Page 9
Intermediate Version Figure 4 CAM, Message Memory and Time-Stamp Registers Semiconductor Group SAE 81C90/91 8 ...
Page 10
Intermediate Version Bit Stream Processor (BSP) The bit-stream processor controls the entire protocol, differentiates between the frames types and detects frame errors. Error Management Logic (EML) The error-management logic receives error messages from the BSP and, in turn, sends ...
Page 11
Intermediate Version Time Stamp It is impossible to determine from the received data in the message memory when they were received. So the host controller is unable to derive any information about the actuality or the repetition rate of ...
Page 12
Intermediate Version Device Control and Registers The operation of the SAE 81C90/91 is controlled via a number of registers. These registers allow initialization and function control, provide status information and configure the message objects. The upper part of the ...
Page 13
Intermediate Version Register Map (ordered by address) Addr. Reg. Name Reset 00 H BL1 BL2 BRP RRR1 RRR2 ...
Page 14
Intermediate Version Descriptor Registers A descriptor register is available for each message object and contains the eleven bits of the message identifier (ID.0 through ID.10), the remote-transmission-request bit (RTR) and the data length code (DLC message. DRnH ...
Page 15
Intermediate Version Descriptor Register Arrangement Address Function 40 H High Byte 41 H Low Byte 42 H High Byte 43 H Low Byte : : 5C H High Byte 5D H Low Byte 5E H High Byte 5F H ...
Page 16
Intermediate Version Control Register Summary Register Name Address Function Output-control register Clock-control register CTRL 12 H Control register MOD 10 H Mode/status register INT 11 H Interrupt register IMSK 0A H Interrupt-mask register ...
Page 17
Intermediate Version Output-Control Register The output drivers of the SAE 81C90/91’s transmit pins (TXn) can be individually configured. Thus they can be adapted to the requirements of the external bs system Address: 02 OCTP1 OCTN1 H Reset ...
Page 18
Intermediate Version Output Programming OCTP.n OCTN.n OCP.n Data dominant recessive ...
Page 19
Intermediate Version Control Register CTRL 7 Address Reset Value Bit(field) Function MM Monitor Mode ’0’: Message object 0 operates like all other objects. ’1’: Message object 0 receives all identifiers that are not ...
Page 20
Intermediate Version Mode/Status-Register MOD 7 Address: 10 ADE H Reset Value Bit(field) Function IM Init Mode ’0’: Normal mode. ’1’: Initialization mode: write access to the configuration registers BL1, BL2, OC, BRP is enabled. If the ...
Page 21
Intermediate Version Notes on Bit TC Scanning this bit is particularly useful if only one transmission is active. If there are several transmission jobs at the same time better to scan the transmit-request register, because bit TC ...
Page 22
Intermediate Version Interrupt Register INT 7 Address: 11 TCI H Reset Value Bit(field) Function RI Receive Interrupt After a valid message has been received and filed, this bit is set and an interrupt generated. This bit ...
Page 23
Intermediate Version Interrupt-Mask Register These mask bits determine if an event activates the INT pin. They do not influence the INT register. IMSK 7 Address: 0A ETCI EEPI H Reset Value Bit(field) Function ERI Enable Receive ...
Page 24
Intermediate Version Bit-Length Registers BL1 7 Address: 00 SAM H Reset Value Bit(field) Function TS1 Length of Timing Segment 1 (TSeg1 (TS1 + 1) TSeg1 TS2 Length of Timing Segment 2 (TSeg2 ...
Page 25
Intermediate Version Baud Rate Prescaler Register The register is not readable and can only be written when bit IM (MOD.0) is set. BRPR 7 Address: 03 – H Reset Value Bit(field) Function BRP Baud Rate Prescaler ...
Page 26
Intermediate Version Receive-Ready Registers RRR2 7 Address: 05 RR15 RR14 H Reset Value RRR1 7 Address: 04 RR7 H Reset Value Bit(field) Function RRn Receive Ready Bit ’0’: No new message received in ...
Page 27
Intermediate Version Transmit Request Registers The Transmit Request Set Registers provide a transmission request bit (TRSn) for each message object. Setting a transmission request bit causes the respective message transmitted. The bit is cleared by hardware ...
Page 28
Intermediate Version TRRR2 7 Address: 19 TRR15 TRR14 H Reset Value TRRR1 7 Address: 18 TRR7 TRR6 H Reset Value Bit(field) Function TRRx Transmit Request Reset Bit ’0’: No change of the respective ...
Page 29
Intermediate Version Message Time Stamp This mechanism stores the time at which a specific message was received, i.e. it assigns a time stamp to that message. For this purpose the contents of the free-running time stamp counter TSC is ...
Page 30
Intermediate Version Time Stamp Register Table Address Function 30 H High Byte 31 H Low Byte 32 H High Byte 33 H Low Byte : : 3C H High Byte 3D H Low Byte 3E H High Byte 3F ...
Page 31
Intermediate Version Port Control Registers These registers control the parallel ports P0 and P1 which are provided in the SAE 81C90. The Port Direction Registers PxPDR select each port pin separately for input (PxPDR.n=’0’) or output (PxPDR.n=’1’). After reset ...
Page 32
Intermediate Version Bit Timing A regular bit period is composed of the following three segments: synchronization segment timing segment 1 timing segment 2. The sampling point is between timing segment 1 and timing segment 2. Figure 6 Bit Time ...
Page 33
Intermediate Version Figure 7 Lengthening a Bit Period Figure 8 Shortening a Bit Period Delay Times The total delay is calculated from the following single delays physical bus (max. 100 ns acc. to CAN specification) Bus 2 ...
Page 34
Intermediate Version Host Interfaces There are two different host interfaces implemented in the SAE 81C90/91. Data and addresses on a multiplexed 8-bit bus, compatible with Siemens microcontrollers (C5xx, C16x), can be transferred via the parallel interface (PI). Using the ...
Page 35
Intermediate Version Figure 9 Serial Interface Timing (for 2 Data Bytes) Semiconductor Group SAE 81C90/91 34 ...
Page 36
Intermediate Version Absolute Maximum Ratings Ambient temperature under bias ( T Storage temperature ( )........................................................................................ – 150 ˚ Voltage on pins with respect to ground ( CC Voltage on any pin with respect to ...
Page 37
Intermediate Version DC Characteristics – 110 ˚C A Parameter Input low voltage (all except XTAL1 and XTAL2) Input low voltage (XTAL1 and ...
Page 38
Intermediate Version AC Characteristics (General Timing – 110 ˚C A Parameter Oscillator period Clock input high time Clock input low time Reset ...
Page 39
Intermediate Version Figure 10 SI-Read-Timing (Timing A: Pin TIM = 0) Figure 11 SI-Read-Timing (Timing B: Pin TIM =1) Semiconductor Group SAE 81C90/91 38 ...
Page 40
Intermediate Version Figure 12 SI-Write-Timing AC Characteristics (PI Timing – 110 ˚ Parameter Read-Cycle time Write-Cycle ...
Page 41
Intermediate Version Figure 13 PI Timing: Read-Cycle-Timing Figure 14 PI Timing: Write-Cycle-Timing Semiconductor Group SAE 81C90/91 40 ...