at18f002 ATMEL Corporation, at18f002 Datasheet

no-image

at18f002

Manufacturer Part Number
at18f002
Description
At18f002 2-mbit Fpga Configuration Flash Memory With Isp In A 20-lead Tssop Green Package
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at18f002-30XU
Manufacturer:
Atmel
Quantity:
135
Features
AT18F Series Configuration Memory Offering
1. Description
The AT18F Series of JTAG In-System Programmable Configuration PROMs (Configu-
rators) provide an easy-to-use, cost-effective configuration memory for Field
Programmable Gate Arrays. The AT18F Series device is packaged in a 20-lead
TSSOP. The AT18F Series Configurator uses a simple serial-access procedure to
configure one or more FPGA devices.
The AT18F Series Configurators can be programmed with Atmel or industry-standard,
third-party, stand-alone programmers such as BP, Data I/O, Hi-Lo, etc.
Density
JTAG Programming
VCCINT
VCCO
VCCJ
Configuration Clock
Package
Green Package
Very Low-cost Configuration Memory
Programmable 1,048,576 x 1, 2,097,152 x 1, 4,194,304 x 1 and 7,340,032 x 1-bit Serial
Memories Designed to Store Configuration Programs for Field Programmable Gate
Arrays (FPGAs)
1.8V, 2.5V, and 3.3V I/O
3.3V Supply Voltage
Program Support using an Atmel Programmer or Industry-standard Third Party
Programmers
In-System Programmable (ISP) via JTAG Interface (IEEE 1532)
IEEE 1149.1 Boundary-scan Testability
Simple Interface to SRAM FPGAs
Pin Compatible with Xilinx
Spartan
Cascadable Read-back to Support Additional Configurations or Higher-density FPGAs
Low-power CMOS FLASH Process
Available in 20-lead TSSOP Package
Low-power Standby Mode
Fast Serial Download Speeds up to 33 MHz
Endurance: 100,000 Write Cycles Typical
Green (Pb/Halide-free/RoHS Compliant) Package
Functionally-compatible with Existing AT17 Series Configuration Memories to
Configure Atmel AT40KAL Series FPGAs
®
and Virtex
®
FPGAs
AT18F010
®
1 Mbit
XCFxxS Series Platform Flash PROM to Configure Xilinx
AT18F002
2 Mbit
20-lead TSSOP
1.8-3.3V
1.8-3.3V
33 MHz
3.3V
Yes
Yes
AT18F040
4 Mbit
AT18F080
7 Mbit
FPGA
Configuration
Flash Memory
AT18F010
AT18F002
AT18F040
AT18F080
Preliminary
3672A–CNFG–1/08

Related parts for at18f002

at18f002 Summary of contents

Page 1

... FPGA devices. The AT18F Series Configurators can be programmed with Atmel or industry-standard, third-party, stand-alone programmers such as BP, Data I/O, Hi-Lo, etc. AT18F002 AT18F040 AT18F080 2 Mbit 4 Mbit Yes 3.3V 1.8-3.3V 1.8-3.3V 33 MHz 20-lead TSSOP Yes FPGA Configuration Flash Memory AT18F010 AT18F002 AT18F040 AT18F080 Preliminary 7 Mbit 3672A–CNFG–1/08 ...

Page 2

Pin Configuration 3. Block Diagram Power-on Reset Internal Oscillator Flash Memory AT18F010/002/040/080 [Preliminary] 2 20-lead TSSOP DATA CLK 3 18 TDI 4 17 TMS 5 16 TCK RESET/OE 8 ...

Page 3

Device Description The download interface of the configuration memory will directly communicate with the FPGA through the interface-control signals (CLK, RESET/OE, CE) to initialize and terminate configura- tion. All FPGA devices in the master serial mode can control the ...

Page 4

... AT18F series devices are compatible with a portion of the Xilinx’s FGPA device families. Table 4-1. Atmel AT18F010-30XU AT18F002-30XU AT18F010/002/040/080 [Preliminary] 4 AT18F Series Configurator Compatibility with Xilinx FPGAs Xilinx XC2V40 Virtex-II XC2V80 XCV50E Virtex-E XCV100E XCV50 Virtex XCV100 XCV150 Spartan-3E XC3S100E XC3S50 Spartan-3 ...

Page 5

Programming AT18Fxx devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes. Atmel provides ISP hardware and software to allow programming ...

Page 6

Pin Description Table 6-1. Name DATA CLK RESET/ CEO TMS TCK TDI TDO VCCINT NC VCCO GND VCCJ 6.1 DATA (D0) Open-collector bi-directional data pin. This pin has an internal 20 KΩ pull-up resistor. 6.2 CLK Clock ...

Page 7

CEO Chip Enable Output for configuration download. This output goes Low when the internal address counter of the device has reached its maximum value which signals that all configuration data is being clocked out of the device ...

Page 8

Configuration Memory to FPGA Device Interface Connection Diagrams Figure 8-1. General Connection Diagram for Loading FPGA from Configurator and JTAG Signals Notes: 1. Signals within parenthesis will be applied to Atmel AT40AK FPGA. 2. For details of the circuit ...

Page 9

Absolute Maximum Ratings* Operating Temperature................................. -55° +125° C Storage Temperature .................................... -65 ° +150° C Voltage on Any Pin with Respect to Ground ..............................-0. Supply Voltage (V ) .........................................-0.5V to +3.6V CC Maximum ...

Page 10

DC Characteristics Symbol Description I Internal Voltage Supply Current, Active Mode CCINT I I/O Drive Supply Current, Active Mode CCIO I JTAG Supply Current, Active Mode CCJ I Internal Voltage Supply Current, Standby Mode CCINTS I Output Drive Supply ...

Page 11

AC Characteristics Figure 12-1. AT18Fxx as Configuration Slave with CLK Input Pin as Clock Source CE T SCE RESET/OE CLK DATA Table 12-1. AC Characteristics over Operating Conditions Symbol Description T CF ...

Page 12

Figure 12-2. AC Characteristics when Cascading RESET/OE CE CLK DATA LAST BIT CEO Table 12-2. AC Characteristics When Cascading Symbol Description T CLK to Output Float Delay CDF T CLK to CEO Delay OCK CEO Delay OCE ...

Page 13

... Wide, Plastic Think-Shrink Small Outline (TSSOP) 3672A–CNFG–1/08 AT18F010/002/040/080 [Preliminary] Ordering Code AT18F010-30XU 20A2 - 20 TSSOP AT18F002-30XU 20A2 - 20 TSSOP AT18F040-30XU 20A2 - 20 TSSOP AT18F080-30XU 20A2 - 20 TSSOP Package Type Package Operation Range Industrial (-40° 85° C) Industrial (-40° ...

Page 14

Packaging Information 14.1 20A2 – TSSOP b Marked Pin1 Indentifier Top View e 0.10 mm TYP Top View Side View e1 Bottom View Notes: 1. This drawing is for general ...

Page 15

Revision History Revision Level – Release Date A – January 2008 3672A–CNFG–1/08 AT18F010/002/040/080 [Preliminary] History Initial release. 15 ...

Page 16

... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2008. All rights reserved. Atmel marks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia ...

Related keywords