x3102v28 Intersil Corporation, x3102v28 Datasheet

no-image

x3102v28

Manufacturer Part Number
x3102v28
Description
3 Cell Li-ion Battery Protection And Monitor Ic
Manufacturer
Intersil Corporation
Datasheet
3 Cell Li-Ion Battery Protection and
Monitor IC
The X3102 is a protection and monitor IC for use in battery
packs consisting of 3 series Lithium-Ion battery cells. The
device provides internal over-charge, over-discharge, and
overcurrent protection circuitry, internal EEPROM memory,
an internal voltage regulator, and internal drive circuitry for
external FET devices that control cell charge, discharge, and
cell voltage balancing.
Over-charge, over-discharge, and overcurrent thresholds
reside in an internal EEPROM memory register and are
selected independently via software using a 3MHz SPI serial
interface. Detection and time-out delays can also be
individually varied using external capacitors.
Using an internal analog multiplexer, the X3102 allows
battery parameters such as cell voltage and current (using a
sense resistor) to be monitored externally by a separate
microcontroller with A/D converter. Software on this
microcontroller implements gas gauge and cell balancing
functionality in software.
The X3102 contains a current sense amplifier. Selectable
gains of 10, 25, 80 and 160 allow an external 10 bit A/D
converter to achieve better resolution than a more expensive
14 bit converter.
An internal 4kbit EEPROM memory featuring IDLock™,
allows the designer to partition and “lock in” written battery
cell/pack data.
The X3102 is housed in a 28 Pin TSSOP package.
Pinout
VCELL1
VCELL2
VCELL3
VCS1
VCS2
OCT
VSS
OVT
CB1
CB2
CB3
VSS
UVT
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
X3102 (TSSOP)
TOP VIEW
®
1
17
16
15
28
27
26
25
24
23
22
21
20
19
18
Data Sheet
VCC
RGP
RGC
RGO
UVP/OCP
OVP/LMON
CS
SCK
SO
SI
AS2
AS1
AS0
AO
1-888-INTERSIL or 1-888-352-6832
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Software Selectable Protection Levels and Variable
• Integrated FET Drive Circuitry
• Cell Voltage and Current Monitoring
• 0.5% Accurate Voltage Regulator
• Integrated 4kbit EEPROM
• Flexible Power Management with 1µA Sleep Mode
• Cell Balancing Control
Benefit
• Optimize protection for chosen cells to allow
• Reduce component count and cost
• Simplify implementation of gas gauge
• Accurate voltage and current measurements
• Record battery history to optimize gas gauge, track pack
• Reduce power to extend battery life
• Increase battery capacity and improve cycle life battery life
Ordering Information
X3102V28
December 22, 2004
Protect Detection/Release Times
maximum use of pack capacity.
failures and monitor system use
NUMBER
PART
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
V
6V to 24V
CC
Copyright Intersil Americas Inc. 2004. All Rights Reserved
LIMITS
TEMP. RANGE
-20 to +70
(°C)
28 Ld TSSOP
X3102
FN8246.0
PACKAGE

Related parts for x3102v28

x3102v28 Summary of contents

Page 1

... Record battery history to optimize gas gauge, track pack failures and monitor system use • Reduce power to extend battery life • Increase battery capacity and improve cycle life battery life Ordering Information PART NUMBER X3102V28 VCC RGP RGC RGO UVP/OCP OVP/LMON ...

Page 2

Functional Diagram VCELL1 CB1 VCELL2 Over-charge Over-discharge CB2 Sample Rate Protection Sense VCELL3 Circuits CB3 VSS Overcurrent Protection & NC Current Sense VSS VCS1 Pin Names PIN SYMBOL 1 VCELL1 Battery cell 1 voltage input. This pin is used to ...

Page 3

Pin Names (Continued) PIN SYMBOL 15 AO Analog multiplexer output. The analog output pin is used to externally monitor various battery parameter voltages. The voltages which can be monitored at AO (See section “Analog Multiplexer Selection” on page 25) are: ...

Page 4

Absolute Maximum Ratings Storage temperature . . . . . . . . . . . . . . . . . . . . . . . . . . .-55 to 125°C Operating temperature ...

Page 5

Operating Specifications Over the recommended operating conditions unless otherwise specified (Continued) SYMBOL DESCRIPTION V Cell over-charge protection mode voltage OV (Note 4) threshold (Default in Boldface) V Cell over-charge protection mode release OVR voltage threshold T Cell over-charge detection time ...

Page 6

Operating Specifications Over the recommended operating conditions unless otherwise specified (Continued) SYMBOL DESCRIPTION V Cell charge threshold voltage CE V X3102 wake-up voltage (For Vcc above SLR this voltage, the device wakes up) V X3102 sleep voltage (For Vcc above ...

Page 7

Capacitance T = +25° 1MHz SYMBOL C (Note 8) Output capacitance (SO) OUT C (Note 8) Input capacitance (SCK, SI, CS) IN NOTE: 8. This parameter is not 100% tested. Equivalent A.C. Load Circuit 5V 2061: ...

Page 8

Serial Output Timing SYMBOL f Clock Frequency SCK t Output Disable Time DIS t Output Valid from Clock LOW V t Output Hold Time HO t (Note 11) Output Rise Time RO t (Note 11) Output Fall Time FO NOTE: ...

Page 9

Analog Output Response Time SYMBOL t AO Output Stabilization Time (Voltage Source Change) VSC t AO Output Stabilization Time (Current Sense Gain Change) CSGO t Control Outputs Response Time (UVP/OCP, OVP/MON, CB4, CB3, CB2, CB1, RGC) CO Change in Voltage ...

Page 10

Typical Operating Characteristics 150 125 100 75 50 -20 25 TEMPERATURE FIGURE 1. NORMAL OPERATING CURRENT 4.40 4.35 4.35V 4.30 4.3V 4.25 4.25V 4.20 4.2V 4.15 -25 25 TEMPERATURE (°C) FIGURE 3. OVER CHARGE TRIP VOLTAGE (TYPICAL) 2.60 2.55V 2.55 ...

Page 11

Principles of Operation The X3102 provides two distinct levels of functionality and battery cell protection: First, in Normal mode, the device periodically checks each cell for an over-charge and over-discharge state, while continuously watching for a pack overcurrent condition. A ...

Page 12

BAT54 BAT54 Discharge FET I LMT † R Li-Ion cells LMT 1µ RGP VCELL1 100 R CB 0.01µ CB1 3 VCELL2 100 R CB ...

Page 13

The capacitors on the CELL1 CELL4 a first order low pass filter configuration, at the battery cell voltage monitoring inputs (VCELL1–VCELL4) of the X3102. This filter is used to block any unwanted interference signals from being inadvertently ...

Page 14

T PUR V SLR RGO 0V Voltage Regulator Output Status (Internal Signal) VRGS Overcurrent Detection Status (Internal Signal) OCDS Status Register Bit 0 VRGS+OCDS Status Register Bit 2 (SWCEN = 0) CCES+OVDS Status Register Bit 2 ...

Page 15

Configuration Register The X3102 can be configured for specific user requirements using the Configuration Register. TABLE 1. CONFIGURATION REGISTER FUNCTIONALITY BIT(s) NAME 0-5 – (don’t care) 6 SWCEN Switch Cell Charge Enable threshold function ON/OFF 7 CELLN Set the number ...

Page 16

Cell Number Selection The X3102 is designed to operate with three (3) Li-Ion battery cells. The CELLN bit of the configuration register (Table 9) sets the number of cells recognized. For the X3102, the value for CELLN should always be ...

Page 17

The functions that can be manipulated by the Control Register are shown in Table 12. TABLE 12. CONTROL REGISTER FUNCTIONALITY BIT(S) NAME FUNCTION 0–4 – (don’t care Reserved—write 0 to these locations. 7 SLP ...

Page 18

The function of each bit in the status register is shown in Table 18. Bit 0 of the status register (VRGS + OCDS) actually indicates the status of two conditions of the X3102. Voltage Regulator Status (VRGS internally ...

Page 19

X3102 Internal Protection Functions The X3102 provides periodic monitoring (See section “Periodic Protection Monitoring” on page 19) for over-charge and over-discharge states and continuous monitoring for an overcurrent state. It has automatic shutdown when a protection mode is encountered, as ...

Page 20

TABLE 20. OVER-CHARGE PROTECTION MODE-EVENT DIAGRAM DESCRIPTION EVENT [0,1) • Discharge FET is ON (UVP/OCP=V • Charge FET is ON (OVP/LMON=V • All cell voltages (V – V CELL • The device is in normal operation mode (i.e. not in ...

Page 21

UVP/OCP and OVP/LMON via bits UVPC and OVPC in the control register is also prohibited. The device returns from sleep mode when V when the battery terminals are connected to a battery charger). In this case, the X3102 restores the ...

Page 22

TABLE 22. OVER-DISCHARGE PROTECTION MODE—EVENT DIAGRAM DESCRIPTION EVENT [0,1) • Charge FET is ON (OVP/LMON = V • Discharge FET is ON (UVP/OCP = V • All cell voltages (VCELL –VCELL 1 • The device is in normal operation mode ...

Page 23

Overcurrent Protection In addition to monitoring the battery cell voltages, the X3102 continually monitors the voltage VCS 21 across the current sense resistor (R SENSE for a time exceeding T , then the device enters overcurrent OC protection mode (Figure ...

Page 24

Normal Operation Mode VCS UVP/OCP Event 0 1 FIGURE 14. OVERCURRENT PROTECTION MODE - EVENT DIAGRAM TABLE 24. OVERCURRENT PROTECTION MODE-EVENT DIAGRAM DESCRIPTION EVENT [0,1) • Discharge FET is ON (OCP = Vss). ...

Page 25

Monitor Mode Analog Multiplexer Selection The X3102 can be used to externally monitor individual battery cell voltages, and battery current. Each quantity can be monitored at the analog output pin (AO), and is selected using the analog select (AS0–AS2) pins ...

Page 26

Voltage Regulator The X3102 is able to supply peripheral devices with a regulated 5VDC±0.5% output at pin RGO. The voltage regulator should be configured externally as shown in Figure 16. The non-inverting input of OP1 is fed with a high ...

Page 27

Prior to any attempt to perform an IDLock operation, the WREN instruction must first be issued. This instruction sets the “Write Enable” latch and allows the part to respond to an IDLock sequence. The EEPROM memory may then be SET ...

Page 28

Write Enable/Write Disable (WREN/WRDI) Any write to a nonvolatile array or register, requires the WREN command be sent prior to the write command. This command sets an internal latch allowing the write operation to proceed. The WRDI command resets the ...

Page 29

SCK EEWRITE Instruction SCK Data Byte FIGURE 19. EEPROM PAGE WRITE (EEWRITE) OPERATION SEQUENCE SCK EEREAD ...

Page 30

SCK EEREAD Instruction (1 Byte) SI High Impedance SO FIGURE 21. EEPROM (EEREAD) READ OPERATION SEQUENCE SCK WCFIG Instruction SI High Impedance SO FIGURE 22. WRITE CONFIGURATION REGISTER (WCFIG) OPERATION SEQUENCE ...

Page 31

Read Status Register (RDSTAT) The Read Status Register (RDSTAT) command returns the status of the X3102. The Status Register contains three bits that indicate whether the voltage regulator is stabilized, and if there are any protection failure conditions. The operation ...

Page 32

... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords