atmega32u4-16mu ATMEL Corporation, atmega32u4-16mu Datasheet - Page 72

no-image

atmega32u4-16mu

Manufacturer Part Number
atmega32u4-16mu
Description
Atmega32u4 8-bit Avr Microcontroller With 32k Bytes Of Isp Flash And Usb Controller
Manufacturer
ATMEL Corporation
Datasheet
72
ATmega32U4
• SCK/PCINT1 – Port B, Bit 1
SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a
slave, this pin is configured as an input regardless of the setting of DDB1. When the SPI0 is
enabled as a master, the data direction of this pin is controlled by DDB1. When the pin is forced
to be an input, the pull-up can still be controlled by the PORTB1 bit.
PCINT1, Pin Change Interrupt source 1: The PB7 pin can serve as an external interrupt source.
• SS/PCINT0 – Port B, Bit 0
SS: Slave Port Select input. When the SPI is enabled as a slave, this pin is configured as an
input regardless of the setting of DDB0. As a slave, the SPI is activated when this pin is driven
low. When the SPI is enabled as a master, the data direction of this pin is controlled by DDB0.
When the pin is forced to be an input, the pull-up can still be controlled by the PORTB0 bit.
Table 10-4
shown in
MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.
PCINT0, Pin Change Interrupt source 0: The PB7 pin can serve as an external interrupt source..
Table 10-4.
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
Figure 10-5 on page
PB7/PCINT7/OC0A/
OC1C/RTS
0
0
0
0
OC0/OC1C
ENABLE
OC0/OC1C
PCINT7 • PCIE0
1
PCINT7 INPUT
and
Overriding Signals for Alternate Functions in PB7.PB4
Table 10-5
relate the alternate functions of Port B to the overriding signals
68. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the
PB6/PCINT6/OC1
B/OC.4B/ADC13
0
0
0
0
OC1B ENABLE
OC1B
PCINT6 • PCIE0
1
PCINT6 INPUT
PB5/PCINT5/OC1
A/OC.4B/ADC12
0
0
0
0
OC1A
PCINT5 • PCIE0
1
PCINT5 INPUT
OC1A ENABLE
PCINT4 • PCIE0
PB4/PCINT4/
OC2A/ADC11
0
0
0
0
OC2A ENABLE
OC2A
1
PCINT4 INPUT
7766A–AVR–03/08

Related parts for atmega32u4-16mu