r5s72060w200fpv Renesas Electronics Corporation., r5s72060w200fpv Datasheet - Page 831
r5s72060w200fpv
Manufacturer Part Number
r5s72060w200fpv
Description
32-bit Risc Microcomputer Superhtm Risc Engine Family / Sh7200 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.R5S72060W200FPV.pdf
(1180 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5S72060W200FPV
Manufacturer:
NEC
Quantity:
3 490
Part Number:
R5S72060W200FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
- Current page: 831 of 1180
- Download datasheet (7Mb)
16.4.3
In master receive mode, the master device outputs the receive clock, receives data from the slave
device, and returns an acknowledge signal. For master receive mode operation timing, refer to
figures 16.7 and 16.8. The reception procedure and operations in master receive mode are shown
below.
1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master
2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output,
3. After the reception of first frame data is completed, the RDRF bit in ICSR is set to 1 at the rise
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th
5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. The operation returns to the slave receive mode.
Note: If only one byte is received, read ICDRR (dummy-read) after the RCVD bit in ICCR1 is
transmit mode to master receive mode. Then, clear the TDRE bit to 0.
and data received, in synchronization with the internal clock. The master device outputs the
level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF
is cleared to 0.
receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is
fixed low until ICDRR is read.
This enables the issuance of the stop condition after the next reception.
set.
Master Receive Operation
Rev. 2.00 Dec. 09, 2005 Page 807 of 1152
Section 16 I
2
C Bus Interface 3 (IIC3)
REJ09B0191-0200
Related parts for r5s72060w200fpv
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Renesas Technology Corp [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Renesas Starter Kit for RX210
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas StarterKit for RX630
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas Starter Kit+ for RX63N
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
EVALBOARD/Renesas Starter Kit
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
FLASH PROGRAMMER FOR RENESAS MICROCONTROLLERS
Manufacturer:
Renesas Electronics Corporation.
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Manufacturer:
Renesas Electronics Corporation.
Datasheet: