x40015 Intersil Corporation, x40015 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
x40015
Manufacturer Part Number
x40015
Description
Dual Voltage Monitor With Integrated Cpu Supervisor
Manufacturer
Intersil Corporation
Datasheet
1.X40015.pdf
(24 pages)
A.C. CHARACTERISTICS
Note:
TIMING DIAGRAMS
Bus Timing
Symbol
t
t
t
t
t
SDA OUT
HD:STA
SU:DAT
HD:DAT
SU:STO
SU:STA
t
t
f
t
HIGH
LOW
t
t
BUF
SCL
Cb
t
SDA IN
AA
DH
t
t
IN
(1) Cb = total capacitance of one bus line in pF.
R
F
SCL
t
SU:STA
SCL Clock Frequency
Pulse width Suppression Time at inputs
SCL LOW to SDA Data Out Valid
Time the bus free before start of new transmission
Clock LOW Time
Clock HIGH Time
Start Condition Setup Time
Start Condition Hold Time
Data In Setup Time
Data In Hold Time
Stop Condition Setup Time
Data Output Hold Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Capacitive load for each bus line
t
HD:STA
17
t
F
t
SU:DAT
X40010, X40011, X40014, X40015
Parameter
t
HIGH
t
LOW
t
HD:DAT
t
R
t
AA
t
DH
20 +.1Cb
20 +.1Cb
Min.
100
0.1
1.3
1.3
0.6
0.6
0.6
0.6
50
50
0
0
400kHz
(1)
(1)
t
BUF
t
SU:STO
Max.
400
300
300
400
0.9
March 28, 2005
Unit
kHz
FN8111.0
pF
ns
µs
µs
µs
µs
µs
µs
ns
µs
µs
ns
ns
ns