ak5356 AKM Semiconductor, Inc., ak5356 Datasheet

no-image

ak5356

Manufacturer Part Number
ak5356
Description
Low Power 20-bit Adc With Mic-amp & Pga
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak5356VN-L
Manufacturer:
AKM
Quantity:
20 000
The AK5356 is a low voltage 20bit A/D converter for digital audio system. The AK5356 also includes
microphone amplifier and analog input PGA, making it suitable for microphone applications or low-input
signal levels. As digital power supply of the AK5356 corresponds to 1.8V, the interface with
microprocessor can operate at low voltage. The AK5356 is housed in a space-saving 28-pin QFN
package.
MS0171-E-00
1. MIC Block
2. 20bit 2ch ADC
3. 3-wire Serial Control I/F
4. Master Clock: 256fs/384fs
5. Audio Data Format: MSB First, 2’s compliment
6. Power Supply Voltage
7. Power Supply Current
8. Ta = - 40
9. Package: 28pin QFN
MIC Power
Pre-Amplifier (+13dB / +18dB / +28dB / +33dB)
2-Input Stereo Selector
Analog Input PGA: +28dB
S/(N+D): 84dB
DR, S/N: 89dB
Monaural Mixing
Digital HPF for DC-offset cancellation (fc=3.4Hz@fs=44.1kHz)
16/20bit MSB justified or 16/20bit I
AVDD: 2.0
MVDD: 2.4
DVDD: 1.8
MIC Block: 3.4mA
IPGA+ADC: 6mA
85 C
3.3V
3.3V
3.3V
Low Power 20-Bit ADC with MIC-Amp & PGA
GENERAL DESCRIPTION
- 52dB, Mute
FEATURES
- 1 -
2
S compatible
AK5356
2002/08

Related parts for ak5356

ak5356 Summary of contents

Page 1

... Low Power 20-Bit ADC with MIC-Amp & PGA The AK5356 is a low voltage 20bit A/D converter for digital audio system. The AK5356 also includes microphone amplifier and analog input PGA, making it suitable for microphone applications or low-input signal levels. As digital power supply of the AK5356 corresponds to 1.8V, the interface with microprocessor can operate at low voltage ...

Page 2

... MRF MIC Power Supply MPWR MVDD MVSS MVCM PMMIC PRER Power Management MS0171-E-00 LIN MICL AVDD VCOM AVSS PMADC MICR RIN Figure 1. AK5356 Block Diagram - 2 - MCLK LRCK Audio I/F Controller ADC BCLK SDTO DVDD DVSS Control Register I/F PDN CSN CCLK CDTI 2002/08 ...

Page 3

... ASAHI KASEI n Ordering Guide AK5356VN -40 +85 C AKD5356 Evaluation Board for AK5356 n Pin Layout RIN VCOM AVDD AVSS DVSS DVDD SDTO MS0171-E-00 28pin QFN (0.5mm pitch Top View [AK5356] PREOR PRENR PRER PREL PRENL PREOL ...

Page 4

No. Pin Name I/O 1 RIN I Rch Line Input Pin 2 VCOM O ADC Common Voltage Output Pin 3 AVDD - Analog Power Supply Pin, +2.5V 4 AVSS - Analog Ground Pin 5 DVSS - Digital Ground Pin 6 ...

Page 5

... WARNING: AKM assumes no responsibility for the usage beyond the conditions in this data sheet. MS0171-E-00 ABSOLUTE MAXIMUM RATINGS Symbol min AVDD -0.3 MVDD -0.3 DVDD -0.3 GND1 GND2 IIN VINA1 -0.3 VINA2 -0.3 VIND -0.3 Ta -40 Tstg -65 Symbol min AVDD 2.0 MVDD 2.4 DVDD 1 [AK5356] max Units 4.6 V 4 AVDD+0.3 V MVDD+0.3 V DVDD+0 150 C typ max Units 2.5 3 ...

Page 6

... IPGA = 0dB 74 IPGA= +28dB IPGA = 0dB 82 IPGA= +28dB IPGA = 0dB 82 IPGA= +28dB IPGA = 0dB 90 IPGA= +28dB IPGA = 0dB IPGA= +28dB - 6 - [AK5356] typ max Units 100 200 k 190 400 0 +1.5 dB -1.5 dBV -91 -86 dBV ...

Page 7

... IPGA = ADC = (0.6 x AVDD) Vpp (typ) Note 13. This value is interchannel isolation between LIN and RIN or between MICL and MICR. Note 14. All blocks in the AK5356 are powered-up. (PMMIC=PMADC= “1”) Note 15. MPWR pin supplies 0mA. Note 16. In case of power-down mode, all digital input pins including clocks pins (MCLK, BCLK and LRCK) are held at DVDD or DVSS ...

Page 8

... Low-Level Output Voltage Iout = 80 A Input Leakage Current MS0171-E-00 FILTER CHARACTERISTICS Symbol min 27 CHARACTERISTICS Symbol min VIH 75 DVDD VIL - VOH DVDD-0.4 VOL - Iin - - 8 - [AK5356] typ max Units 17.4 kHz 20.0 kHz 21.1 kHz kHz dB 0.1 dB 17 typ max Units - - V - ...

Page 9

... Units 11.2896 12.8 MHz ns ns 16.9344 19.2 MHz ns ns 44.1 50 kHz tBLKL- ...

Page 10

... Figure 2. Clock Timing tDLR tDSS D19 (MSB) tCCKL tCCKH tCDS tCDH op2 op1 Figure 4. WRITE Command Input Timing - 10 - [AK5356] VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL 50%DVDD VIH VIL VIH VIL VIH op0 ...

Page 11

CSN CCLK CDTI D3 PDN SDTO MS0171-E- Figure 5. WRITE Data Input Timing tPW tPWV Figure 6. Power Down & Reset Timing - 11 - tCSW VIH VIL tCSH VIH VIL VIH D0 VIL VIL 50%DVDD 2002/08 ...

Page 12

... All external clocks (MCLK, BCLK and LRCK) should always be present whenever the ADC is in operation. If these clocks are not provided, the AK5356 may draw excess current and will not operate properly because it utilizes these clocks for internal dynamic refresh of registers. If the external clocks are not present, the AK5356 should be placed in power-down mode ...

Page 13

... Digital High Pass Filter The AK5356 has a Digital High Pass Filter (HPF) to cancel DC-offset in both the IPGA and ADC. The cut-off frequency of the HPF is 3.4Hz at fs=44.1kHz. This cut-off frequency scales with the sampling frequency (fs). And the HPF can select ON/OFF by HPF bit ...

Page 14

MIC Block 1. Pre-Amp The Pre-Amp is non-inverting amplifier and internally biased to MVCM voltage with 100k (typ.). Gain of the Pre-Amp can select +13dB, +18dB, +28dB or +33dB by PREG1-0 bits. Pre-Amp gain value of L/R channels change ...

Page 15

... ASAHI KASEI n System Reset The AK5356 is placed in the power-down mode by bringing PDN pin “L”. The control registers are also reset at the same time. This reset should always be done after power-up. An analog initialization cycle starts after exiting the power-down mode. The output data SDTO becomes available after 4128 cycles of LRCK clocks. During initialization, the ADC digital data outputs of both channels are forced to a 2’ ...

Page 16

... The internal registers are written by the 3-wire P interface pins: CSN, CCLK, CDTI. These data are included by Chip Address (2bit, The AK5356 is fixed to “10”.), Read/Write (1bit), Address (MSB-first, 5bit) and Control data (MSB-first, 8bit). A side of transmitted data is output to each bit by “ ” of CCLK, a side of receiving data is input by “ ” of CCLK. ...

Page 17

... Power OFF 1: Power ON (Default) When PDN pin goes “L”, all circuit in the AK5356 can be powered-down in no relation to PMADC and PMMIC bits. When PMADC and PMMIC bits go “0”, all circuit in the AK5356 can be also powered-down. However, the contents of control registers are held. ...

Page 18

... SDTO (ADC) LRCK Lch: “H”, Rch: “L” Lch: “H”, Rch: “L” Compatible Lch: “L”, Rch: “H” Compatible Lch: “L”, Rch: “H” Table 3. Audio Data Format - 18 - [AK5356 DIF ...

Page 19

... IPGA is changed by writing to control register before zero crossing detection, IPGA value of L/R channels may not give a difference level. MS0171-E- ZEIP IPGA6 IPGA5 IPGA4 0 GAIN(dB) Step +28.0 +27.5 +27.0 0.5dB +0.0 -0.5 -7.5 -8.0 -9.0 -10.0 1dB -15.0 -16.0 -18.0 -20.0 2dB -38.0 -40.0 -44.0 4dB -48.0 -52.0 MUTE Table 4. Input Gain Setting - 19 - [AK5356 IPGA3 IPGA2 IPGA1 IPGA0 28H Level 2002/08 ...

Page 20

... ASAHI KASEI Figure 13 shows the system connection diagram. An evaluation board [AK5356] is available which demonstrates the application circuit, optimum layout, power supply arrangement and measurement results. C1: 0.1 C2: 10 2.2µ 2.0 3.3V Analog Power Supply + 1.8 3.3V Digital Power Supply Figure 13. System Connection Diagram Example NOTE: Electrolytic capacitor value of VCOM depends on low frequency noise of supply voltage. ...

Page 21

QFN (Unit: mm) 5.2 ± 0.20 5.0 ± 0. 0.22 ± 0.05 Note) The part of black at four corners on reverse side must not be soldered and must be open. n Package & Lead ...

Page 22

These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. AKM assumes no liability for infringement ...

Related keywords