hn58x2408tie Renesas Electronics Corporation., hn58x2408tie Datasheet

no-image

hn58x2408tie

Manufacturer Part Number
hn58x2408tie
Description
Two-wire Serial Interface 8k Eeprom 1-kword ?? 8-bit /16k Eeprom 2-kword ?? 8-bit 32k Eeprom 4-kword ?? 8-bit /64k Eeprom 8-kword ?? 8-bit
Manufacturer
Renesas Electronics Corporation.
Datasheet
HN58X2408I/HN58X2416I
HN58X2432I/HN58X2464I
Two-wire serial interface
8k EEPROM (1-kword × 8-bit)/16k EEPROM (2-kword × 8-bit)
32k EEPROM (4-kword × 8-bit)/64k EEPROM (8-kword × 8-bit)
Description
HN58X24xxI series are two-wire serial interface EEPROM (Electrically Erasable and Programmable
ROM). They realize high speed, low power consumption and a high level of reliability by employing
advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They also
have a 32-byte page programming function to make their write operation faster.
Note: Renesas Technology’s serial EEPROM are authorized for using consumer applications such as
Features
• Single supply: 1.8 V to 5.5 V
• Two-wire serial interface (I
• Clock frequency: 400 kHz
• Power dissipation:
• Automatic page write: 32-byte/page
• Write cycle time: 10 ms (2.7 V to 5.5 V)/15ms (1.8 V to 2.7 V)
• Endurance: 10
• Data retention: 10 Years
Rev.5.00, Jan.14.2005, page 1 of 20
 Standby: 3 µA (max)
 Active (Read): 1 mA (max)
 Active (Write): 3 mA (max)
cellular phone, camcorders, audio equipment. Therefore, please contact Renesas Technology’s
sales office before using industrial applications such as automotive systems, embedded controllers,
and meters.
5
Cycles (Page write mode)
2
C
TM
serial bus*
1
)
REJ03C0131-0500
Jan.14.2005
Rev. 5.00

Related parts for hn58x2408tie

hn58x2408tie Summary of contents

Page 1

HN58X2408I/HN58X2416I HN58X2432I/HN58X2464I Two-wire serial interface 8k EEPROM (1-kword × 8-bit)/16k EEPROM (2-kword × 8-bit) 32k EEPROM (4-kword × 8-bit)/64k EEPROM (8-kword × 8-bit) Description HN58X24xxI series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, ...

Page 2

... HN58X2416FPIE 32k bit (4096 × 8-bit) HN58X2432FPIE 64k bit (8192 × 8-bit) HN58X2464FPIE 8k bit (1024 × 8-bit) HN58X2408TIE 16k bit (2048 × 8-bit) HN58X2416TIE 32k bit (4096 × 8-bit) HN58X2432TIE 64k bit (8192 × 8-bit) HN58X2464TIE ...

Page 3

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Pin Description Pin name SCL SDA Block Diagram Control logic A0, A1, A2 SCL SDA Absolute Maximum Ratings Parameter Supply voltage relative Input ...

Page 4

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I DC Operating Conditions Parameter Supply voltage Input high voltage Input low voltage Operating temperature (min): −1.0 V for pulse width ≤ 50 ns. Note − DC Characteristics ( +85 Parameter Symbol Min Input ...

Page 5

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I − AC Characteristics ( +85 Test Conditions • Input pules levels:  0.2 ×  0.8 × • Input rise and fall time: ≤ ...

Page 6

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Timing Waveforms Bus Timing t F SCL t SU.STA t HD.STA SDA (in SDA (out) Write Cycle Timing SCL D0 in SDA Write data (Address (n)) Rev.5.00, Jan.14.2005, page 1/f SCL t t LOW ...

Page 7

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Pin Function Serial Clock (SCL) The SCL pin is used to control serial input/output data timing. The SCL input is used to positive edge clock data into EEPROM device and negative edge clock data out of each device. Maximum ...

Page 8

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Device Address (A0, A1, A2) Eight devices can be wired for one common data bus line as maximum. Device address pins are used to distinguish each device and device address pins should be connected to V code provided from ...

Page 9

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Functional Description Start Condition A high-to-low transition of the SDA with the SCL high is needed in order to start read, write operation (See start condition and stop condition). Stop Condition A low-to-high transition of the SDA with the ...

Page 10

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Acknowledge All addresses and data words are serially transmitted to and from in 8-bit words. The receiver sends a zero to acknowledge that it has received each word. This happens during ninth clock cycle. The transmitter keeps bus open ...

Page 11

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Device Addressing The EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or a write operation. The device address word consists of 4-bit device code, 3-bit device address code ...

Page 12

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Write Operations Byte Write: A write operation requires an 8-bit device address word with R/W = “0”. Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 8kbit to 16kbit EEPROMs receive 8-bit memory address ...

Page 13

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Page Write: The EEPROM is capable of the page write operation which allows any number of bytes bytes to be written in a single write cycle. The page write is the same sequence as the byte ...

Page 14

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Acknowledge Polling: Acknowledge polling feature is used to show if the EEPROM internally-timed write cycle or not. This feature is initiated by the stop condition after inputting write data. This requires the 8-bit device address word ...

Page 15

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Read Operation There are three read operations: current address read, random read, and sequential read. Read operations are initiated the same way as write operations with the exception of R/W = “1”. Current Address Read: The internal address counter ...

Page 16

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Random Read: This is a read operation with defined read address. A random read requires a dummy write to set read address. The EEPROM receives a start condition, device address word(R/W=0) and memory address (8- bit for 8kbit to ...

Page 17

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Sequential Read: Sequential reads are initiated by either a current address read or a random read. If the EEPROM receives acknowledgment “0” after 8-bit read data, the read address is incremented and the next 8-bit read data are coming ...

Page 18

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Notes Data Protection at V On/Off CC When V is turned on or off, noise on the SCL and SDA inputs generated by external circuits (CPU, etc) CC may act as a trigger and turn the EEPROM to unintentional ...

Page 19

HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Package Dimensions HN58X2408FPIE/HN58X2416FPIE/HN58X2432FPIE/HN58X2464FPIE (FP-8DBV) 4.89 5.15 Max 0.69 Max 1.27 *0.40 ± 0.05 *Pd Plating Rev.5.00, Jan.14.2005, page 6.02 ± 0.18 1.06 0 ˚ – 8 ˚ + 0.289 0.60 – 0.194 ...

Page 20

... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I HN58X2408TIE/HN58X2416TIE/HN58X2432TIE/HN58X2464TIE (TTP-8DAV) 3.00 3.30 Max 0.65 *0.20 ± 0.05 0.13 M 0.805 Max 0.10 *Pd Plating Rev.5.00, Jan.14.2005, page 1.00 6.40 ± 0.20 0˚ – 8˚ 0.50 ± 0.10 Package Code TTP-8DAV JEDEC — JEITA — Mass (reference value) 0.034 g Unit: mm ...

Page 21

... Ordering Information: Addition of HN58X2416NIR 20 Package Dimensions: Addition of TNP-8DA  4.00 Oct. 21, 2003 Change format issued by Renesas Technology Corp. 2 Ordering Information Addition of HN58X2408FPIE, HN58X2416FPIE, HN58X2432FPIE, HN58X2464FPIE, HN58X2408TIE, HN58X2416TIE, HN58X2432TIE, HN58X2464TIE, HN58X2416NIRE 19 Package Dimensions FP-8DB to FP-8DB, FP-8DBV TTP-8DA to TTP-8DA, TTP-8DAV TNP-8DA to TNP-8DA, FP-8DAV  5.00 Jan.14.2005 ...

Page 22

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead ...

Related keywords