ak4673 AKM Semiconductor, Inc., ak4673 Datasheet - Page 73

no-image

ak4673

Manufacturer Part Number
ak4673
Description
Stereo Codec With Mic/hp-amp And Touch Screen Controller
Manufacturer
AKM Semiconductor, Inc.
Datasheet
[ACKNOWLEDGE]
ACKNOWLEDGE is a software convention used to indicate successful data transfers. The transmitting device will
release the SDA line (HIGH) after transmitting eight bits. The receiver must pull down the SDA line during the
acknowledge clock pulse so that that it remains stable “L” during “H” period of this clock pulse. The AK4673 will
generates an acknowledge after each byte is received.
In the read mode, the slave, AK4673 will transmit eight bits of data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no STOP condition is generated by the master, the slave will continue to
transmitting the data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the
STOP condition.
A) TSC Control
[Address Byte]
The sequence of writing data is shown
of R/W bit, is sent after the START condition. If the transmitted slave address matches an address for one of the device,
the receiver which was addressed pulls down the SDA line (acknowledge).
The most significant six bits of the slave address are fixed as “100100”. The next one bit is CADT (device address bit).
This bit identifies the specific device on the bus. The hard-wired input pin (CADT pin) sets CADT bit. The eighth bit
(LSB) of the address byte (R/W bit) defines whether the master requests a write or read operation. A “1” indicates that the
read operation is to be executed. A “0” indicates that the write operation is to be executed.
MS0670-E-01
DATA
OUTPUT BY
TRANSMITTER
DATA
OUTPUT BY
RECEIVER
SCL FROM
MASTER
CONDITION
START
S
SDA
SCL
1
0
1
Figure
(CADT should match with CADT pins)
Figure 67 Bit Transfer on the I2C-Bus
0
71. The address byte, which includes seven bits of slave address and one bit
data valid
data line
stable;
Figure 68 Acknowledge
Figure 69 Address Byte
1
- 73 -
2
change
allowed
of data
0
0
CADT
not acknowledge
8
acknowledge
R/W
acknowledgement
clock pulse for
9
[AK4673]
2007/10

Related parts for ak4673