ispgal22v10c-7lk Lattice Semiconductor Corp., ispgal22v10c-7lk Datasheet
ispgal22v10c-7lk
Available stocks
Related parts for ispgal22v10c-7lk
ispgal22v10c-7lk Summary of contents
Page 1
... Features • IN-SYSTEM PROGRAMMABLE™ (5-V ONLY) — 4-Wire Serial Programming Interface — Minimum 10,000 Program/Erase Cycles — Built-in Pull-Down on SDI Pin Eliminates Discrete Resistor on Board (ispGAL22V10C Only) • HIGH PERFORMANCE E 2 CMOS ® TECHNOLOGY — 7.5 ns Maximum Propagation Delay — Fmax = 111 MHz — ...
Page 2
... Part Number Description ispGAL22V10C Device Name Speed (ns Low Power Power Specifications ispGAL22V10 ...
Page 3
Output Logic Macrocell (OLMC) The ispGAL22V10 has a variable number of product terms per OLMC. Of the ten available OLMCs, two OLMCs have access to eight product terms (pins 17 and 27), two have ten product terms (pins 18 and ...
Page 4
Registered Mode ACTIVE LOW Combinatorial Mode ACTIVE LOW Specifications ispGAL22V10 ...
Page 5
Logic Diagram/JEDEC Fuse Map 0000 0044 . . . 0396 0440 . . . . 0880 3 0924 . . . . . 1452 4 1496 . . . . . . 2112 5 2156 . ...
Page 6
... Supply Current f toggle 1) The leakage current is due to the internal pull-up on all pins (except SDI on ispGAL22V10C). See Input Buffer section for more information. 2) The leakage current is due to the internal pull-down on the SDI pin (ispGAL22V10C only). See Input Buffer section for more information. ...
Page 7
... Calculated from fmax with internal feedback. Refer to fmax Description section. 3) Refer to fmax Description section. Capacitance (T = 25° 1.0MHz) A SYMBOL PARAMETER C Input Capacitance I C I/O Capacitance I/O *Characterized but not 100% tested. Specifications ispGAL22V10C Specifications ispGAL22V10 Over Recommended Operating Conditions MIN. MAX. 6.5 111 111 MAXIMUM* UNITS COM COM ...
Page 8
Switching Waveforms INPUT or I/O FEEDBACK COMBINATORIAL OUTPUT Combinatorial Output INPUT or I/O FEEDBACK t dis OUTPUT Input or I/O to Output Enable/Disable CLK (w/o fdbk) Clock Width INPUT or I/O ...
Page 9
Descriptions max with External Feedback 1/( Note: fmax with external feedback is cal- culated from measured tsu ...
Page 10
... All input and I/O pins (except SDI on the ispGAL22V10C) also have built-in active pull-ups result, floating inputs will float to a TTL high (logic 1). The SDI pin on the ispGAL22V10C has a built-in pull-down to keep the device out of the programming state if the pin is not actively driven. However, Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, Vcc, or ground ...
Page 11
... Circuit (Except SDI on ispGAL22V10C) Vcc Vref ESD Protection Circuit PIN ESD Protection Circuit Pull-down Resistor (SDI on ispGAL22V10C Only) Input Specifications ispGAL22V10 Vcc (min Internal Register Reset to Logic "0" Device Pin Reset to Logic "1" Device Pin Reset to Logic " ...
Page 12
... Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc 1.2 1.1 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 1.2 1.1 1 0.9 0.8 0.7 -55 - 100 125 Temperature (deg. C) Delta Tpd Outputs 0 -0.25 -0.5 -0. Number of Outputs Switching Delta Tpd vs Output Loading Output Loading (pF) Specifications ispGAL22V10 Normalized Tco vs Vcc 1 ...
Page 13
... Typical AC and DC Characteristic Diagrams Vol vs Iol 3 2.5 2 1.5 1 0.5 0 0.00 20.00 40.00 60.00 80.00 100.00 Iol (mA) Normalized Icc vs Vcc 1.2 1.1 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Delta Icc vs Vcc 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 4.00 Vin (V) Specifications ispGAL22V10 Voh vs Ioh 0.00 10.00 20.00 30.00 40.00 50.00 60.00 Ioh(mA) Normalized Icc vs Temp 1.3 1.2 1.1 1 0.9 0.8 0.7 -55 - 100 125 Temperature (deg. C) ...
Page 14
Notes ...