zl30130 Zarlink Semiconductor, zl30130 Datasheet

no-image

zl30130

Manufacturer Part Number
zl30130
Description
Oc-12/stm-4 Sonet/sdh/gbe Stratum 2/3/3e System Synchronizer/sets
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
zl30130GGG2
Manufacturer:
ZARLINK
Quantity:
2 266
Features
Supports the requirements of ITU-T G.8262 for
synchronous Ethernet Equipment slave Clocks
(EEC option 1 and 2)
Supports the requirements of Telcordia GR-1244
Stratum 2/3/3E and GR-253, ITU-T G.812, G.813,
and G.781 SETS
Meets the SONET/SDH jitter generation
requirements up to OC-12/STM-4
Synchronizes to telecom reference clocks (2 kHz,
N*8 kHz up to 77.76 MHz, 155.52 MHz) or to
Ethernet reference clocks (25 MHz, 50 MHz,
62.5 MHz, 125 MHz)
Supports composite clock inputs (64 kHz, 64 kHz +
8 kHz, 64kHz + 8 kHz + 400 Hz)
Generates standard SONET/SDH clock rates (e.g.
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz,
622.08 MHz) or Ethernet clock rates (e.g. 25 MHz,
50 MHz, 125 MHz) for synchronizing Gigabit
Ethernet PHYs
Programmable output synthesizers (P0, P1)
generate telecom clock frequencies from any
multiple of 8 kHz up to 100 MHz
Generates several styles of telecom frame pulses
with selectable pulse width, polarity and frequency
Provides two DPLLs which are independently
configurable through a serial interface
sync0
sync1
sync2
sync8
ref0
ref1
ref2
ref3
ref4
ref5
ref6
ref7
ref8
/N1
/N2
osci
Ref/Sync
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Monitors
Input
Ports
m ode
osco
Copyright 2008, Zarlink Semiconductor Inc. All Rights Reserved.
lock
hold
ref
ref
Figure 1 - Functional Block Diagram
dpll2_ref
m
n
/sync
n
Zarlink Semiconductor Inc.
Stratum 2/3/3E System Synchronizer/SETS
I
2
C/SPI
DPLL2
DPLL1
T4
T0
1
Applications
JTAG
Internal state machine automatically controls
mode of operation (free-run, locked, holdover)
Flexible input reference monitoring automatically
disqualifies references based on frequency and
phase irregularities
Provides automatic reference switching and
holdover during loss of reference input
Supports master/slave configuration and dynamic
input to output delay compensation for
AdvancedTCA
Configurable input to output delay and output to
output phase alignment
ITU-T G.8262 System Timing Cards which support
1GbE interfaces
Telcordia GR-253 Carrier Grade SONET/SDH
Stratum 2/3E/3 System Timing Cards
System Timing Cards which supports ITU-T G.781
SETS (SDH Equipment Timing Source)
ZL30130GGG
ZL30130GGG2
OC-12/STM-4 SONET/SDH/GbE
*Pb Free Tin/Silver/Copper
Ordering Information
TM
-40
SONET/SDH/
Synthesizer
Synthesizer
Synthesizer
Feedback
Ethernet
100 Pin CABGA
100 Pin CABGA*
o
APLL
P1
C to +85
P0
Short Form Data Sheet
o
C
ZL30130
p0_clk0
p0_clk1
p0_fp0
p0_fp1
p1_clk0
p1_clk1
ext_fb_clk
diff1
apll_clk0
apll_clk1
apll_fp0
apll_fp1
fb_clk
ext_fb_fp
Trays
Trays
diff0
February 2008

Related parts for zl30130

zl30130 Summary of contents

Page 1

... T4 DPLL1 ref /sync hold 2 JTAG I C/SPI Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. ZL30130 Short Form Data Sheet February 2008 Ordering Information 100 Pin CABGA Trays 100 Pin CABGA* Trays *Pb Free Tin/Silver/Copper p1_clk0 Synthesizer ...

Page 2

... O APLL Output Clock 1 (LVCMOS). This output can be configured to provide any one of the SONET/SDH clock outputs up to 77.76 MHz or any of the Ethernet clock rates up to 125 MHz. The default frequency for this output is 19.44 MHz. ZL30130 Description . dd dd. Leave open when not in use. ...

Page 3

... A logic low disables hitless reference switching and re-aligns DPLL1’s output phase to the phase of the selected reference input. This feature can also be controlled through software registers. This pin is internally pulled up to Vdd. ZL30130 Description 6 Zarlink Semiconductor Inc. ...

Page 4

... VDD i2c_en Interface Enable (LVCMOS). If set high, the I u low, the SPI interface is enabled. Internally pull-up to Vdd. ZL30130 Description 2 C interface interface. 7 Zarlink Semiconductor Inc. Short Form Data Sheet ...

Page 5

... Oscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator. Miscellaneous J6 IC Internal Connection. Connect to ground Internal Connection. Leave unconnected Connection. Leave unconnected ZL30130 Description 8 Zarlink Semiconductor Inc. Short Form Data Sheet . If this pin is not used DD ...

Page 6

... Analog Ground. 0 Volts Input, Internally pulled down Input, Internally pulled Output A - Analog P - Power G - Ground ZL30130 Description nominal. DC nominal. DC nominal. DC nominal Zarlink Semiconductor Inc. Short Form Data Sheet I - Input ...

Page 7

... F si sdh G so int_b IC H dpll1_lock AV AV CORE SS J dpll1_hold i2c_en tms K diff0_en tdi tck corner is identified by metallized markings. ZL30130 ref7 AV apll_filter ref5 sync8/ filter_ref0 AV CORE ext_fb_fp ref6 ref8/ filter_ref1 AV SS ext_fb_clk ...

Page 8

... High Level Overview The ZL30130 SONET/SDH/GbE Stratum 2/3E/3 System Synchronizer and SETS device is a highly integrated device that provides all of the functionality that is required for a central timing card in carrier grade network equipment. The basic functions of a central timing card include: • Input reference monitoring for both frequency accuracy and phase irregularities • ...

Page 9

... Alternatively, the ZL30130 could be used in systems that were not designed with central timing cards in mind. In this case, the ZL30130 provides all of the features required to meet both the timing card and the line card functions in one package. This application is shown in Figure 3. DPLL1 recovers the reference clock from the backplane and filters wander ...

Page 10

... Zarlink Semiconductor 2005 All rights reserved. ISSUE ACN DATE APPRD. Package Code Previous package codes ...

Page 11

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Page 12

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Related keywords