mt9072av2 Zarlink Semiconductor, mt9072av2 Datasheet - Page 204

no-image

mt9072av2

Manufacturer Part Number
mt9072av2
Description
Octal T1/e1/j1 Framer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
17.2.7
Tables 125 and 126 describe the bit functions of the Interrupt Vector Masks, while tables 186 to 189 describe the bit
functions of each of the Interrupt Mask Registers in the MT9072. Each interrupt mask register is repeated for each
of the 8 framers (not the Interrupt Vector Masks). Framer 0 is addressed with Y=0, Framer 1 with Y=1, Framer 2
with Y=2 and so on up to Framer 7 with Y=7 (where Y represents the 4 most significant address bits (MSB)
A11-A8). In addition, a simultaneous write to all 8 framers is possible by setting the MSB address to Y=8 (1000).
However, since the Interrupt Vector Masks are common to all eight framers, only addresses 902 and 903 may be
used to read from or write to these registers.
A (0), (1) or (#) in the “Name” column of these tables indicates the state of the data bits after a reset (RESET, RSTC
or RST). The (#) indicates that a (0) or (1) is possible.
Bit
2
1
0
Table 180 - CAS, National, CRC-4 Local and Timer Interrupt Status Register (Address Y36) (E1)
ONESECI One Second Timer Status Interrupt. This bit is one when the corresponding latched status bit
Name
Interrupt Vector Mask and Interrupt Mask Registers (Y4X) Bit Functions
T2I
T1I
Timer 2 Interrupt. This bit is one when the corresponding latched status bit (T2L, register
address Y26) is set, and the corresponding mask bit is unmasked (T2M, register address Y46).
This bit is cleared when either this register, or the latched status register is read.
Timer 1 Interrupt. This bit is one when the corresponding latched status bit (T1L, register
address Y26) is set, and the corresponding mask bit is unmasked (T1M, register address Y46).
This bit is cleared when either this register, or the latched status register is read.
(ONESECL, register address Y26) is set, and the corresponding mask bit is unmasked
(ONESECM, register address Y46). This bit is cleared when either this register, or the latched
status register is read.
Zarlink Semiconductor Inc.
MT9072
Functional Description
204
Data Sheet

Related parts for mt9072av2