mt9072av2 Zarlink Semiconductor, mt9072av2 Datasheet - Page 80

no-image

mt9072av2

Manufacturer Part Number
mt9072av2
Description
Octal T1/e1/j1 Framer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
In band loopback
Interrupts and IO
Interrupts Masks
activation codes
Transmit Error
Latched Status All latched status bits are cleared
Per Channel
Bit Oriented
Loopbacks
and status
Function
Registers
Registers
Signaling
Data Link
Message
Insertion
Control
Control
All error insertion controls are
disabled.
All signaling freeze and debounce
functions are disabled and the
transmit signaling type is set such that
A in frame 6 and B in frame 12.
Robbed bit signaling is turned on for
transmitter and receiver.
All loopbacks deactivated; ready to
send receive framed in band loopback
codes.
Data Link is deactivated, hence bit
oriented message, and HDLC are
also disabled.
The Transmit Bit oriented message
register and Receive Bit oriented
Match register are cleared.
The transmit and expected receive
inband loopback codes are set to
T1.403 defaults.
All interrupts are suspended and
CSTO and DSTo enables are off
Per Channel inversion, Remote
timeslot loopback, local timeslot
loopback,transmit test, receive test,
Clear channel, Receive freeze,
transmit freeze are all turned off
All interrupts are unmasked.
Status
Table 36 - Reset Status (T1)
Zarlink Semiconductor Inc.
MT9072
80
L32Z,BPVE,CRCE,FTE,FSE,LOSE,PER
R = 0
CSIGEN,RBEN,TSDB,RSDB,RFL,SM1-0
,SIP1-0= hex 200
DLBK,RLBK,STLBK,PLBK,TLU,
TLD = 0
#,#,#,#,HCH4:0,HPAYSEL,E1.5CK,
DLCK,EDLEN,BOMEN,HDLCEN,H1R6
4 = 0
TxBOM7:0,
RXBOMM7:0 = 0
TXLACL1-0,TXLAC7-0 = binary00
00000001
TXLDCL1-0,TXLDC7-0 = binary 01
00001001
RXLACL1-0,RXLACM7-0 =
binary00 00000001
RXLDCL1-0,RXLDCM7-0 =
binary 01 00001001
Tx8KEN,RXDO,TXMFSEL,
SPND,INTA,DSToEN,CSToEN,RxCO,C
NTCLR,SAMPLE,RST = 0
RPCI,MPDR,MPST,TCPI,RTSL,LTSL,TT
ST,RRST,MPDT,CC=0
Receive Sync and Alarm status & Mask,
Counter statusMask, Receive Line Status
Mask, Elastic store status mask and
HDLC Status Mask = 0
Control Bits Reset Value
Data Sheet
Y0D-Y0F
Register
Address
Y07-Y08
Y10-Y2F
Y90-YAF
Y43 TO
YF0
YF1
Y03
Y04
Y05
Y06
Y46

Related parts for mt9072av2