zl50409 Zarlink Semiconductor, zl50409 Datasheet - Page 133
zl50409
Manufacturer Part Number
zl50409
Description
Managed 9-port 10/100m Ethernet Switch
Manufacturer
Zarlink Semiconductor
Datasheet
1.ZL50409.pdf
(135 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
zl50409GD
Manufacturer:
FUJITSU
Quantity:
541
- Current page: 133 of 135
- Download datasheet (887Kb)
14.0
14.1
•
14.2
•
•
•
•
•
•
•
•
•
14.3
•
•
•
•
•
•
•
14.4
•
•
•
•
14.5
•
•
Initial Release
Clarified IP Multicast support is up to 4K groups, as it wasn’t mentioned in the data sheets
Updated Ball Signal Description Table:
•
•
Updated Section 1.4 on page 17 to indicate operation of the internal pull-up/down resistors in different
modes
Clarified Section 10.1.3 on page 51 on usage of REF_CLK
Clarified PVMODE register bit description for bits [2] & [5]
Updated ECR4Pn register description as port 9 (uplink) operates differently than the RMAC ports for MII
bi-directional clocking (bits [1:0])
I
Added Maximum Junction Temperature to Section 13.1 on page 121
Updated I/O voltage levels to use TTL spec values rather than % of Vcc
Added the following to the Feature List:
•
•
•
Added section on PHY addresses
•
Fixed error in DS on sending Ethernet Frames via 8/16-bit or serial interface.
•
Added more cross-references to available AppNotes
Added section on Stacked VLAN (Q-in-Q) and IP Multicast Switching since they weren’t really discussed in
the DS
Added more clock descriptions to “Clocks” on page 51
INT_MASK and INTP_MASK registers should state that the default register value is 0x00
Added Errata List to document
Added section on SCL clock generation
Interrupt Register was incorrectly identified as read only, should be read/write
•
Updated CPU timing diagrams to clarify timing
Added section “Default Switch Configuration and Initialization Sequence” on page 21
Updated CPU timing diagrams to clarify P_A timing
2
C address mapping was corrected for QOSCn registers
clarified the ball signal I/O description for Mn_TXCLK & Mn_RXCLK showing these signals are either
inputs OR outputs
clarified that M9_MTXCLK is an input only
4K jumbo frames
IEEE 802.3ad support
Reverse MII/GPSI
Clarified that they are hard-coded
The Status Bytes is sent before the frame, for both Tx and Rx
Clarified that only bit [7] is not self-clearing
July 2003
November 2003
February 2004
August 2004
November 2004
Document History
Zarlink Semiconductor Inc.
ZL50409
133
Data Sheet
Related parts for zl50409
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
2·5GHz ÷8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
1·3GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: