89hpes24nt6ag2 Integrated Device Technology, 89hpes24nt6ag2 Datasheet

89hpes24nt6ag2

Manufacturer Part Number

89hpes24nt6ag2

Description

24-lane 6-port Pcie Gen2 System Interconnect Switch With Non-transparent Bridging

Manufacturer

Integrated Device Technology

Datasheet

1.89HPES24NT6AG2.pdf (7 pages)

Current page: 1 of 7
Download datasheet (354Kb)

Device Overview

Express® switching solutions. The PES24NT6AG2 is a 24-lane, 6-port

system interconnect switch optimized for PCI Express Gen2 packet

switching in high-performance applications, supporting multiple simulta-

neous peer-to-peer traffic flows. Target applications include multi-host or

intelligent I/O based systems where inter-domain communication is

required, such as servers, storage, communications, and embedded

systems.

Partitioning feature, the PES24NT6AG2 allows true multi-host or multi-

processor communications in a single device. Integrated DMA control-

lers enable high-performance system design by off-loading data transfer

operations across memories from the processors. Each lane is capable

of 5 GT/s link speed in both directions and is fully compliant with PCI

Express Base Specification 2.1.

Features

The 89HPES24NT6AG2 is a member of the IDT family of PCI

With Non-Transparent Bridging functionality and innovative Switch

◆

– 24-lane, 6-port PCIe switch with flexible port configuration

– Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s

– Delivers up to 24 GBps (192 Gbps) of switching capacity

– Supports 128 Bytes to 2 KB maximum payload size

– Low latency cut-through architecture

– Supports one virtual channel and eight traffic classes

– Six x4 ports

– Automatic per port link width negotiation

– Crosslink support

– Automatic lane reversal

– Per lane SerDes configuration

– Supports up to 6 fully independent switch partitions

– Logically independent switches in the same device

– Configurable downstream port device numbering

– Supports dynamic reconfiguration of switch partitions

High Performance Non-Blocking Switch Architecture

Port Configurability

Innovative Switch Partitioning Feature

• De-emphasis

• Receive equalization

• Drive strength

• Dynamic port reconfiguration — downstream, upstream,

• Dynamic migration of ports between partitions

• Movable upstream port within and between switch partitions

Gen1 operation

(x4

non-transparent bridge

→

x1)

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

24-Lane 6-Port PCIe® Gen2

System Interconnect Switch with

Non-Transparent Bridging

1 of 7

◆

– Supports up to 6 NT endpoints per switch, each endpoint can

– 6 BARs per NT Endpoint

– 32 inbound and outbound doorbell registers

– 4 inbound and outbound message registers

– Supports up to 64 masters

– Unlimited number of outstanding transactions

– Compliant with the PCI-SIG multicast

– Supports 64 multicast groups

– Supports multicast across non-transparent port

– Multicast overlay mechanism support

– ECRC regeneration support

– Supports up to 2 DMA upstream ports, each with 2 DMA chan-

– Supports 32-bit and 64-bit memory-to-memory transfers

– Supports DMA transfers to multicast groups

– Linked list descriptor-based operation

– Flexible addressing modes

– Port arbitration

– Request metering

– High performance switch core architecture

Non-Transparent Bridging (NTB) Support

Multicast

Integrated Direct Memory Access (DMA) Controllers

Quality of Service (QoS)

• Bar address translation

• All BARs support 32/64-bit base and limit address translation

• Two BARs (BAR2 and BAR4) support look-up table based

• Fly-by translation provides reduced latency and increased

• Supports arbitrary source and destination address alignment

• Supports intra- as well as inter-partition data transfers using

• Linear addressing

• Constant addressing

• Round robin

• IDT proprietary feature that balances bandwidth among

• Combined Input Output Queued (CIOQ) switch architecture

communicate with other switch partitions or external PCIe

domains or CPUs

nels

address translation

performance over buffered approach

the non-transparent endpoint

switch ports for maximum system throughput

with large buffers

89HPES24NT6AG2

September 15, 2009

Product Brief

Related parts for 89hpes24nt6ag2

Related keywords

89hpes24nt6ag2 datasheet
89hpes24nt6ag2 data sheet
89hpes24nt6ag2 pdf datasheet
89hpes24nt6ag2 component
89hpes24nt6ag2 part
89hpes24nt6ag2 distributor
89hpes24nt6ag2 RoHS
89hpes24nt6ag2 datasheet download