am41dl3208gt85it Meet Spansion Inc., am41dl3208gt85it Datasheet - Page 34

no-image

am41dl3208gt85it

Manufacturer Part Number
am41dl3208gt85it
Description
32 Mbit 4 M ? 8-bit/2 M ? 16-bit Cmos 3.0 Volt-only, Simultaneous Operation Flash Memory And 8 Mbit 1 M ? 8-bit/512 K ? 16-bit Static Ram Preliminary
Manufacturer
Meet Spansion Inc.
Datasheet
Legend:
X = Don’t care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses
latch on the falling edge of the WE# or CE#f pulse, whichever happens
later.
Notes:
1.
2. All values are in hexadecimal.
3. Except for the read cycle and the fourth cycle of the autoselect
4. Data bits DQ15–DQ8 are don’t care in command sequences,
5. Unless otherwise noted, address bits A20–A12 are don’t cares.
6. No unlock or command cycles required when bank is in read
7. The Reset command is required to return to reading array data
8. The fourth cycle of the autoselect command sequence is a read
February 13, 2002
Read (Note 6)
Reset (Note 7)
Enter SecSi Sector Region
Exit SecSi Sector Region
Program
Unlock Bypass
Unlock Bypass Program (Note 12)
Unlock Bypass Reset (Note 13)
Chip Erase
Sector Erase
Erase Suspend (Note 14)
Erase Resume (Note 15)
CFI Query (Note 16)
See Table 1 for description of bus operations.
command sequence, all bus cycles are write cycles.
except for RD and PD.
mode.
(or to the erase-suspend-read mode if previously in Erase
Suspend) when a bank is in the autoselect mode, or if DQ5 goes
high (while the bank is providing status information).
cycle. The system must provide the bank address to obtain the
manufacturer ID, device ID, or SecSi Sector factory protect
information. Data bits DQ15–DQ8 are don’t care. See the
Autoselect Command Sequence section for more information.
Manufacturer ID
Device ID (Note 9)
SecSi Sector Factory Protect
(Note 10)
Sector Protect Verify
(Note 11)
Command
Sequence
(Note 1)
Table 16. Command Definitions (Flash Byte Mode)
1
4
6
3
4
3
2
6
6
1
1
1
4
4
4
2
1
Addr
XXX
AAA
AAA
AAA
AAA
AAA
AAA
AAA
AAA
XXX
XXX
AAA
AAA
RA
BA
BA
55
First
Data
RD
AA
AA
AA
AA
AA
AA
AA
AA
AA
AA
F0
A0
B0
90
30
98
P R E L I M I N A R Y
Addr
XXX
555
555
555
555
555
555
555
555
555
555
Am41DL3208G
PA
Second
Data Addr
PD
55
55
55
55
55
55
55
55
00
55
55
PD = Data to be programmed at location PA. Data latches on the rising
edge of WE# or CE#f pulse, whichever happens first.
SADD = Address of the sector to be verified (in autoselect mode) or
erased. Address bits A20–A12 uniquely select any sector.
BA = Address of the bank that is being switched to autoselect mode, is
in bypass mode, or is being erased.
9. The device ID must be read across three cycles. The device ID is
10. The data is 80h for factory locked and 00h for not factory locked.
11. The data is 00h for an unprotected sector/sector block and 01h
12. The Unlock Bypass command is required prior to the Unlock
13. The Unlock Bypass Reset command is required to return to
14. The system may read and program in non-erasing sectors, or
15. The Erase Resume command is valid only during the Erase
16. Command is valid when device is ready to read array data or when
AAA
AAA
(BA)
AAA
(BA)
AAA
(BA)
AAA
(BA)
AAA
AAA
AAA
AAA
AAA
Bus Cycles (Notes 2–5)
00h for top boot and 01h for bottom boot.
for a protected sector/sector block.
Bypass Program command.
reading array data when the bank is in the unlock bypass mode.
enter the autoselect mode, when in the Erase Suspend mode.
The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
Suspend mode, and requires the bank address.
device is in autoselect mode.
Third
Data
90
90
90
90
88
90
A0
20
80
80
(BA) 00
(BA) 02
(SADD)
Addr
(BA)
XXX
AAA
AAA
X06
X04
PA
Fourth
82/02
Data
PD
AA
AA
01
7E
00
01
00
Addr Data Addr Data
(BA)
555
555
1C
Fifth
0A
55
55
SADD
(BA)
AAA
1E
Sixth
00/01
10
30
33

Related parts for am41dl3208gt85it