k4h560838f-uccc ETC-unknow, k4h560838f-uccc Datasheet

Page 1

... DDR SDRAM 256Mb F-die (x8, x16) 256Mb F-die DDR400 SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant) Revision 1.1 DDR SDRAM Rev. 1.1 August. 2003 ...

Page 2

... DDR SDRAM 256Mb F-die (x8, x16) 256Mb F-die Revision History Revison 1.0 (June. 2003) 1. First release Revison 1.1 (August. 2003) 1. Added x8 org (K4H560838F) DDR SDRAM Rev. 1.1 August. 2003 ...

Page 3

... Auto & Self refresh • 7.8us refresh interval(8K/64ms refresh) • Maximum burst refresh cycle : 8 • 66pin TSOP II Pb-Free package • RoHS compliant Ordering Information Part No. K4H560838F-UCCC K4H560838F-UCC4 K4H561638F-UCCC K4H561638F-UCC4 Operating Frequencies - CC(DDR400@CL=3) Speed @CL3 200MHz CL-tRCD-tRP *CL : CAS Latency Org ...

Page 4

... DDR SDRAM 256Mb F-die (x8, x16) Pin Description DDQ DDQ SSQ SSQ DDQ DDQ SSQ SSQ DDQ DDQ LDQS ...

Page 5

... DDR SDRAM 256Mb F-die (x8, x16) Package Physical Demension #66 #1 (1.50) (0.71) NOTE REFERENCE ASS’Y OUT QUALITY #34 #33 22.22±0.10 (10×) 0.65TYP 0.30±0.08 0.65±0.08 (10×) 66pin TSOPII / Package dimension DDR SDRAM Units : Millimeters (10×) (10×) +0.075 0.125 -0.035 0.10 MAX 0.25TYP [ ] 0.075 MAX 0× ...

Page 6

... DDR SDRAM 256Mb F-die (x8, x16) Block Diagram (8Mb 4Mb Banks) Bank Select CK, CK ADD LCKE LRAS LCBR CK, CK CKE 8/16 CK, CK Data Input Register Serial to parallel 16/32 4Mx16 / 2Mx32 4Mx16 / 2Mx32 4Mx16 / 2Mx32 4Mx16 / 2Mx32 Column Decoder Latency & Burst Length ...

Page 7

... DDR SDRAM 256Mb F-die (x8, x16) Input/Output Function Description SYMBOL TYPE CK, CK Input CKE Input CS Input RAS, CAS, WE Input LDM,(UDM) Input BA0, BA1 Input 12] Input DQ I/O LDQS,(U)DQS I VDDQ Supply VSSQ Supply VDD Supply VSS Supply VREF Input Clock : CK and CK are differential clock inputs. All address and control input signals are sam- pled on the positive edge of CK and negative edge of CK ...

Page 8

... DM(x4/8) sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0). UDM/LDM(x16 only) sampled at the rising and falling edges of the UDQS/LDQS and Data-in are masked at the both edges (Write UDM/LDM latency is 0). 9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM. CKEn-1 CKEn CS ...

Page 9

... Banks / 4M x 16Bit x 4 Banks Double Data Rate SDRAM General Description The K4H560838F / K4H561638F is 268,435,456 bits of double data rate synchronous DRAM organized as 4x 8,388,608 / 4x 4,194,304 words 16bits, fabricated with SAMSUNG′s high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 400Mb/s per pin ...

Page 10

... DDR SDRAM 256Mb F-die (x8, x16) DDR SDRAM Spec Items & Test Conditions Operating current - One bank Active-Precharge; tRC=tRCmin; tCK=5ns for DDR400; DQ,DM and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles high between valid commands. ...

Page 11

... DDR SDRAM 256Mb F-die (x8, x16) DDR SDRAM I spec table DD Symbol IDD0 IDD1 IDD2P IDD2F IDD2Q IDD3P IDD3N IDD4R IDD4W IDD5 IDD6 Normal Low power IDD7A Symbol IDD0 IDD1 IDD2P IDD2F IDD2Q IDD3P IDD3N IDD4R IDD4W IDD5 IDD6 Normal Low power IDD7A ...

Page 12

... DDR SDRAM 256Mb F-die (x8, x16) < Detailed test conditions for DDR SDRAM IDD1 & IDD7A > IDD1 : Operating current: One bank operation 1. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs change logic state once per Deselect cycle. Iout = 0mA 2 ...

Page 13

... DDR SDRAM 256Mb F-die (x8, x16) AC Operating Conditions Parameter/Condition Input High (Logic 1) Voltage, DQ, DQS and DM signals Input Low (Logic 0) Voltage, DQ, DQS and DM signals. Input Differential Voltage, CK and CK inputs Input Crossing Point Voltage, CK and CK inputs Notes : 1. VID is the magnitude of the difference between the input level on CK and the input level on /CK. ...

Page 14

... DDR SDRAM 256Mb F-die (x8, x16) Overshoot/Undershoot specification for Data, Strobe, and Mask Pins Maximum peak amplitude allowed for overshoot Maximum peak amplitude allowed for undershoot The area between the overshoot signal and VDD must be less than or equal to The area between the undershoot signal and GND must be less than or equal to ...

Page 15

... DDR SDRAM 256Mb F-die (x8, x16) AC Timing Parameters and Specifications Parameter Row cycle time Refresh row cycle time Row active time RAS to CAS delay Row precharge time Row active to Row active delay Write recovery time Internal write to read command delay Clock cycle time ...

Page 16

... DQS will be tran sitioning from High logic LOW previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device. 7. For command/address input slew rate ≥ 0.5 V/ns 8. For CK & ...

Page 17

... DDR SDRAM 256Mb F-die (x8, x16) System Characteristics for DDR SDRAM The following specification parameters are required in systems using DDR400 devices to ensure proper system perfor- mance. these characteristics are for system simulation purposes and are guaranteed by design. Table 1 : Input Slew Rate for DQ, DQS, and DM ...

Page 18

... DDR SDRAM 256Mb F-die (x8, x16) System Notes : a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1. Output Figure 1 : Pullup slew rate test load b. Pulldown slew rate is measured under the test conditions shown in Figure 2. Output Figure 2 : Pulldown slew rate test load c ...

Page 19

... DDR SDRAM 256Mb F-die (x8, x16) j. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below 0.5 V/ns. The I/O slew rate is based on the lesser on the lesser of the slew rate and the DC- DC slew rate. The inut slew rate is based on the lesser of the slew rates deter mined by either VIH(ac) to VIL(ac) or VIH(DC) to VIL(DC), and similarly for rising transitions ...