at78c5081 ATMEL Corporation, at78c5081 Datasheet

at78c5081

Manufacturer Part Number

at78c5081

Description

Serial Ata Physical Layer

Manufacturer

ATMEL Corporation

Datasheet

1.AT78C5081.pdf (3 pages)

Current page: 1 of 3
Download datasheet (61Kb)

Features

•

Overview

The AT78C5081 is a stand-alone Serial ATA physical layer that is designed based on

SATA Standard revision 1.0a. The parallel interface to the link layer is based on a 10-

bit interface in both rising and falling edges of the clock. The device also accepts two

10-bit 8b/10b encoded transmit characters in parallel and latches them on the rising

edge of TBC. The serialized data is transmitted onto the TXP/TXN differential outputs

at a baud rate twenty times that of the TBC frequency. The device also samples serial

data received on the RXP/RXN differential inputs, recovers the clock and data, de-

serializes it into one or two 10-bit receive characters in parallel. The recovered clock is

sent out at one twentieth of the incoming data rate. The receiver includes the squelch

detector, out of band (OOB) signal detector, and is capable of detecting “Comma”

characters. This transceiver contains on-chip PLLs circuitry for synthesis of the trans-

mitting clock and extraction of the clock from the received serial stream. The transmit

PLL is also responsible for link layer reference clock generation (ASIC_CK). The cir-

cuit requires only one external component, the reference resistor. An additional on-

chip serial port interface is employed to adjust the performance of certain blocks or to

General

Transmitter

Receiver

– Serial ATA Rev.1.0a Compliant Gen1 Physical Layer

– 150 MHz Frequency Synthesizer for ASIC Clock Generation

– Built-in Transmission PLL Circuits

– Parallel 10b interface

– Optional 20-bit Transmit Data (Two 10-bit 8b/10b Encoded Characters)

– Bi-directional TBC (Transmit Byte Clock)

– 25 MHz Crystal Oscillator

– Read/Write Serial Port Interface to Program Transmission and Receive

– Power Monitor for Glitch-free Power Off/On Cycles

– Power Management Modes: PARTIAL, SLUMBER, STOP

– Loop-back Test Modes

– Device Status to Link Layer

– Low-power Consumption, about 100 mW (Core, Typical)

– Operates at 1.8V Supply Voltage

– Transmission Speed of 1.5 Gb/s Differential NRZ Serial Stream

– Provides a 100Ω Matched Differential Termination at the Transmitter

– Serialize 10-bit or 20-bit Parallel Input from Link Layer

– Spread-spectrum Modulation for TX PLL Clock with +0/-0.5% Slow Frequency

– DC or AC Coupled to SATA Cable

– Pre-emphasis Control Via Serport

– 1.5 Gb/s Differential NRZ Serial Stream

– 100Ω Matched Differential Termination at Receiver

– Passive Equalization in Receive Input Buffer

– Extract Data and Clock from Serial Stream

– De-serialize Serial Stream into 10-bit or 20-bit Parallel Data

– Detection of K28.5 Comma Character to Provide Word Aligned 10-bit or 20-bit

– Squelch Detector

– OOB Signal Detection for COMWAKE, COMINIT/COMRESET

– DC or AC Coupled to SATA Cable

– Built-in Clock Recovery PLL for De-serializer and Decoder Circuits

– Accommodates Spread Spectrum Clocked Data in CDR (Clock & Data Recovery)

Characteristics

Variation Over a 33.33 µs Up/Down Triangular Wave Period

Parallel Output

Note: This is a summary document. A complete document

is available under NDA. For more information, please con-

tact your local Atmel sales office.

Serial ATA

Physical Layer

AT78C5081

Summary

3527AS–NETST–10/04

Related parts for at78c5081

at78c5081 Summary of contents

Page 1

... Accommodates Spread Spectrum Clocked Data in CDR (Clock & Data Recovery) Overview The AT78C5081 is a stand-alone Serial ATA physical layer that is designed based on SATA Standard revision 1.0a. The parallel interface to the link layer is based on a 10- bit interface in both rising and falling edges of the clock. The device also accepts two 10-bit 8b/10b encoded transmit characters in parallel and latches them on the rising edge of TBC ...

Page 2

... RBC Serial to RX_DATA[19:0] Parallel COMMA_DETECT REALIGN COMMA Detect AT78C5081 2 configure the circuit in certain test modes. The PHY is transparent to SATA traffic and as a result does not perform scrambling/descrambling, encoding/decoding, or run time dis- parity check. It does not respond to SATA primitives. TOE TX_DATA[1:0] TX_CK ...

Page 3

... Atmel does not make any commitment to update the information contained herein. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2004. All rights reserved. Atmel is the trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Atmel Operations Memory ...

Related keywords

at78c5081 datasheet
at78c5081 data sheet
at78c5081 pdf datasheet
at78c5081 component
at78c5081 part
at78c5081 distributor
at78c5081 RoHS
at78c5081 datasheet download