r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 150
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
r8a66597
Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.R8A66597.pdf
(185 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
3.9.2
3.9.3
3.9.3.1 Operation Outline
3.9.3.2 Interval Counter Initialization when Peripheral Controller function is selected
R e v 1 . 0 1
IN
OUT
DATA-PID
Interval Counter
The R8A66597 controller does not support high-bandwidth transfers. When the Peripheral Controller function is
selected, the following occurs in response to a received PID.
The isochronous transfer interval can be set in the PIPEPERI register IITV bit. Table 3.25 shows the functions of the
interval counter when the Peripheral Controller function is selected. When the Host Controller function is selected, the
interval counter generates the token issuance timing and the counter operations are the same as those in interrupt
transfers. Refer to 3.8.1 for more details.
Direction
The interval count is executed for an SOF receive or a interpolated SOF. Therefore, when an SOF is damaged, the
isochrony can still be maintained. Frame intervals are set as 2
The controller initializes the interval counter under the following conditions.
After the interval counter is initialized and a packet is successfully transferred, the interval count starts under the
following conditions.
Transfer
(1) IN Direction
(2) OUT Direction (in Full-Speed operation)
(3) OUT Direction (in Hi-Speed operation)
(1) H/W reset
(2) Buffer memory clear by ACLRM bit
(1) SOF is received after data is sent in response to an IN token in the “PID=BUF” status
(2) SOF is received after data is received in response to an OUT token in the “PID=BUF” status
O c t 1 7 , 2 0 0 8
Table 3.25 Interval Counter Functions When Peripheral Controller Function Selected
Initializes the IITV bit.
This initializes the count but not the IITV bit. Set the ACLRM bit to “0” to start the count from the IITV set value.
(a) DATA0: sent as data packet PID
(b) DATA1: not sent
(c) DATA2: not sent
(d) mDATA: not sent
(a) DATA0: received successfully as data packet PID
(b) DATA1: received successfully as data packet PID
(c) DATA2: ignored packet
(d) mDATA: ignored packet
(a) DATA0: received successfully as data packet PID
(b) DATA1: received successfully as data packet PID
(c) DATA2: received successfully as data packet PID
(d) mDATA: received successfully as data packet PID
Send buffer flush function
Token un-received
notification
Function
p a g e 1 5 0 o f 1 8 3
Cannot successfully receive IN token in interval frame in
isochronous IN transfer
Cannot successfully receive OUT token in interval frame in
isochronous OUT transfer
IITV
(u) frames.
Detection Conditions