r8a66597 Renesas Electronics Corporation., r8a66597 Datasheet - Page 52
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
r8a66597
Manufacturer Part Number
r8a66597
Description
Assp Usb2.0 2 Port Host/1 Port Peripheral Controller
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.R8A66597.pdf
(185 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r8a66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r8a66597FP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r8a66597FPRF1S
Manufacturer:
CYPRESS
Quantity:
9 103
R8A66597FP/DFP/BG
2.10 SOF Control Register
Remarks
* Writing to the TRNENSEL bit is valid only when the Host Controller function is selected. The transaction validity of Hi-Speed is
not affected, although the Host Controller function is selected. This bit is common for two ports.
* While writing "BRDYM=1", write "INTL=1" (level sense).
* While writing "INTL=0", clear interrupt status, confirm "EDGESTS=0" to stop the system clock (write "SCKE=0") and then write
"SCKE=0".
R e v 1 . 0 1
15-9 Unassigned. Fix to "0".
♦ SOF pin configuration register [SOFCFG]
3-2
1-0 Unassigned. Fix to "0".
Bit
8
7 Unassigned. Fix to "0".
6
5
4
15
?
?
TRNENSEL
Transaction validity switchover bit
BRDYM
PIPEBRDY interrupt status clear
timing setting
INTL
Interrupt output sense setting
EDGESTS
Interrupt edge process status
SOFM
SOF pin settings
14
?
?
O c t 1 7 , 2 0 0 8
13
?
?
Name
12
?
?
p a g e 5 2 o f 1 8 3
11
?
?
10
?
?
This controller specifies the time period (transaction
validity) for issuing the token within one frame for
the port during Full-/Low-Speed communication.
0: Not compatible with Low-Speed
1: Compatible with Low-Speed
Specify the timing for clearing the PIPEBRDY
interrupt status.
0: Software clears the status
1: Hardware clears the status by read operation of
the FIFO buffer or by write operation to the FIFO
buffer
Specify interrupt output sense of the INT_N pin.
0: Edge sense
1: Level sense
Interrupt edge process status is set.
0: Interrupt edge non-active
1: Interrupt edge active
Select SOF pulse output mode.
00: SOF output disabled
01: SOF output in 1ms unit
10: µSOF output in 125µs unit
11: Reserved
?
9
?
TRNENSEL
8
0
-
Function
7
?
?
BRDYM
6
0
-
INTL
5
0
-
EDGESTS
4
0
-
Software Hardware Remarks
R/W
R/W
R/W
R/W
R/W
3
0
-
SOFM
2
0
-
R
R
R
R
R
<Address: 3CH>
1
?
?
"0" when
(Write to
P)
H
0
?
?