s5935qrc Applied Micro Circuits Corporation (AMCC), s5935qrc Datasheet - Page 37
s5935qrc
Manufacturer Part Number
s5935qrc
Description
Pci Product
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.S5935QRC.pdf
(204 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S5935QRC
Manufacturer:
TECCOR
Quantity:
12 000
- Current page: 37 of 204
- Download datasheet (4Mb)
S5935 – PCI Product
Table 7. PCI Command Register
AMCC Confidential and Proprietary
15:10
0 I/O
Bit
9
8
7
6
5
4
3
2
1
Reserved. Equals all 0’s.
Fast Back-to-Back Enable. The S5935 does not support this function. This bit must be set to zero. This bit is cleared
to a 0 upon RESET#.
System Error Enable. When this bit is set to 1, it permits the S5935 controller to drive the open drain output pin,
SERR#. This bit is cleared to 0 upon RESET#. The SERR# pin driven active normally signifies a parity error on the
address/control bus.
Wait Cycle Enable. This bit controls whether this device does address/data stepping. Since the S5935 controller
never uses stepping, it is hardwired to 0.
Parity Error Enable. This bit, when set to a one, allows this controller to check for parity errors. When a parity error is
detected, the PCI bus signal PERR# is asserted. This bit is cleared (parity testing disabled) upon the assertion of
RESET#.
Palette Snoop Enable. This bit is not supported by the S5935 controller and is hardwired to 0. This feature is used
solely for PCI-based VGA devices.
Memory Write and Invalidate Enable. This bit allows certain Bus Master devices to use the Memory Write and Inval-
idate PCI bus command when set to 1. When set to 0, masters must use the Memory Write command instead. The
S5935 controller does not support this command when operated as a master and therefore it is hardwired to 0.
Special Cycle Enable. Devices which are capable of monitoring special cycles can do so when this bit is set to 1.
The S5935 controller does not monitor (or generate) special cycles and this bit is hardwired to 0.
Bus Master Enable. This bit, when set to a one, allows the S5935 controller to function as a bus master. This bit is
initialized to 0 upon the assertion of signal pin RESET#.
Memory Space Enable. This bit allows the S5935 controller to decode and respond as a target for memory regions
that may be defined in one of the five base address registers. This bit is initialized to 0 upon the assertion of signal
pin RESET#.
Space Enable. This bit allows the S5935 controller to decode and respond as a target to I/O cycles which are to
regions defined by any one of the five base address registers. This bit is initialized to 0 upon the assertion of signal
pin RESET#.
Description
Revision 1.02 – June 27, 2006
Data Book
DS1527
37
Related parts for s5935qrc
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ethernet Transceiver, AMCC Adds Multi-Rate Capability to its Line of Low Jitter OC-48 CMOS Transceivers, Tape and Reel
Manufacturer:
Applied Micro Circuits Corporation
Part Number:
Description:
Ethernet Transceiver, AMCC Enhances OC-48 FEC Transceiver Solution, Unparalleled Jitter Performance and Extended Rate Capabilities Ideal for DWDM Applications
Manufacturer:
Applied Micro Circuits Corporation
Part Number:
Description:
Np3454 4.4-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Np3750 5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
2.5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
24 Fe + 2 Ge Integrated Packet Processor Npu, Tm, Switching, Macs
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Oc-24 / 2ge Packet Processor For Mobile Infrastructure
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Continuous Rate Clock Recovery Unit
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
20-output Clock Driver
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Sonet/sdh/atm Oc-48 Transceiver With Cdr
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Gpon Transceiver With Cdr
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Sonet/sdh/fec/fc/ge/hdtv/dtv/d1/escon Multirate 16-bit Transceiver
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet: