s5935qrc Applied Micro Circuits Corporation (AMCC), s5935qrc Datasheet - Page 64
s5935qrc
Manufacturer Part Number
s5935qrc
Description
Pci Product
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.S5935QRC.pdf
(204 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
S5935QRC
Manufacturer:
TECCOR
Quantity:
12 000
- Current page: 64 of 204
- Download datasheet (4Mb)
S5935 – PCI Product
PCI CONTROLLED BUS MASTER READ
ADDRESS REGISTER (MRAR)
This register is used to establish the PCI address for
data moving to the Add-On bus from the PCI bus dur-
ing PCI bus memory read operations. It consists of a
30-bit counter with the low-order two bits hardwired as
zeros. Transfers may be any non-zero byte length as
defined by the transfer count register, MRTC (Section
5.7) and must begin on a DWORD boundary. This
DWORD boundary starting constraint is placed upon
this controller’s PCI bus master transfers so that byte
lane alignment can be maintained between the S5935
controller’s internal FIFO data path, the Add-On inter-
face and the PCI bus.
Figure 26. PCI Controlled Bus Master Read Address Register
64
Register Name
PCI Address Offset
Power-up value
Attribute
Size
31
DS1527
Master Read Address
2Ch
00000000h
Read/Write
32 bits
Note: Applications which require a non-DWORD start-
ing boundary will need to move the first few bytes
under software program control (and without using the
FIFO) to establish a DWORD boundary. After the
DWORD boundary is established the S5935 can begin
the task of PCI bus master data transfers.
The Master Read Address Register is continually
updated during the transfer process and will always be
pointing to the next unread location. Reading of this
register during a transfer process (done when the
S5935 controller is functioning as a target—i.e., not a
bus master) is permitted and may be used to monitor
the progress of the transfer. During the address phase
for bus master read transfers, the two least significant
bits presented on the PCI bus AD[31:0] will always be
zero. This identifies to the target memory that the burst
address sequence will be in a linear order rather than
in an Intel 486 or Pentium™ cache line fill sequence.
Also, the PCI bus address bit A1 will always be zero
when this controller is the bus master. This signifies to
the target that the controller is burst capable and that
the target should not arbitrarily disconnect after the
first data phase of this operation.
Under certain circumstances, MRAR can be accessed
from the Add-On bus instead of the PCI bus.
2
1
0
0
0
Revision 1.02 – June 27, 2006
AMCC Confidential and Proprietary
Bit
Value
DWORD Address (RO)
Read Transfer Address (R/W)
Data Book
Related parts for s5935qrc
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ethernet Transceiver, AMCC Adds Multi-Rate Capability to its Line of Low Jitter OC-48 CMOS Transceivers, Tape and Reel
Manufacturer:
Applied Micro Circuits Corporation
Part Number:
Description:
Ethernet Transceiver, AMCC Enhances OC-48 FEC Transceiver Solution, Unparalleled Jitter Performance and Extended Rate Capabilities Ideal for DWDM Applications
Manufacturer:
Applied Micro Circuits Corporation
Part Number:
Description:
Np3454 4.4-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Np3750 5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
2.5-gbps Network Processor With Integrated Traffic Manager
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
24 Fe + 2 Ge Integrated Packet Processor Npu, Tm, Switching, Macs
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Oc-24 / 2ge Packet Processor For Mobile Infrastructure
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Continuous Rate Clock Recovery Unit
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
20-output Clock Driver
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Sonet/sdh/atm Oc-48 Transceiver With Cdr
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Gpon Transceiver With Cdr
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet:
Part Number:
Description:
Sonet/sdh/fec/fc/ge/hdtv/dtv/d1/escon Multirate 16-bit Transceiver
Manufacturer:
Applied Micro Circuits Corporation (AMCC)
Datasheet: