x24042 ETC-unknow, x24042 Datasheet - Page 5

no-image

x24042

Manufacturer Part Number
x24042
Description
Serial E2prom
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X24042
Quantity:
5 510
Part Number:
x24042P
Manufacturer:
XICOR
Quantity:
5 510
Part Number:
x24042P
Manufacturer:
AD
Quantity:
5 510
Part Number:
x24042P
Manufacturer:
XICOR
Quantity:
20 000
X24042
DEVICE ADDRESSING
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type
identifier (see Figure 4). For the X24042 this is fixed as
1010[B].
Figure 4. Slave Address
The next two significant bits addresses a particular
device. A system could have up to four X24042 devices
on the bus (see Figure 10). The four addresses are
defined by the state of the A1 and A2 input.
The next bit of the slave address is an extension of the
array’s address and is concatenated with the eight bits
of address in the word address field, providing direct
access to the whole 512 x 8 array.
Figure 5. Byte Write
1
DEVICE TYPE
IDENTIFIER
0
1
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24042
0
ADDRESS
A2
DEVICE
A1
S
T
A
R
T
S
ADDRESS
ORDER
WORD
HIGH
A0
ADDRESS
SLAVE
3849 FHD F09
R/W
A
C
K
5
ADDRESS
WORD
The last bit of the slave address defines the operation to
be performed. When set to one a read operation is
selected, when set to zero a write operation is selected.
Following the start condition, the X24042 monitors the
SDA bus comparing the slave address being transmit-
ted with its slave address (device type and state of the
A2 and A1 inputs). Upon a correct compare the X24042
outputs an acknowledge on the SDA line. Depending on
the state of the R/W bit, the X24042 will execute a read
or write operation.
WRITE OPERATIONS
Byte Write
For a write operation, the X24042 requires a second
address field. This address field is the word address,
comprised of eight bits, providing access to any one of
the 512 words in the selected page of memory. Upon
receipt of the word address the X24042 responds with
an acknowledge, and awaits the next eight bits of data,
again responding with an acknowledge. The master
then terminates the transfer by generating a stop condi-
tion, at which time the X24042 begins the internal write
cycle to the nonvolatile memory. While the internal write
cycle is in progress the X24042 inputs are disabled, and
the device will not respond to any requests from the
master. Refer to Figure 5 for the address, acknowledge
and data transfer sequence.
A
C
K
DATA
A
C
K
O
S
T
P
P
3849 FHD F10

Related parts for x24042