cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 121

no-image

cx82100

Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Quantity:
216
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
50
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
7.8.5
101306C
Receive Status Handling
Conexant Proprietary and Confidential Information
Promiscuous Filtering Mode. RMAC supports the reception of all good frames on the
network, regardless of their destination. This mode is typically used for network
monitoring.
Pass All Multicast Filtering Mode. RMAC supports the reception of only multicast
frames.
Pass All Multicast + 16 Perfect Filtering Mode. This mode passes multicast frames and
frames with addresses matching 1 of the 16 addresses in the setup frame.
Pass All Multicast + 1 Perfect Filtering Mode. This mode passes all multicast
addresses and the single unicast address located in bytes <156, 157>, <160, 161>, <164,
165> of the setup frame.
At the head of each frame received to DMAC buffering is a status qword (64 bits). Bits
59-32 of the status qword are the local MIB counters that are maintained by the hardware.
These counters (CRC, ALN, LONG, RUNT, and OFLW) can be read by the software
from the RMAC receive status as listed in Table 7-10. The MIB values are incremented,
as appropriate, for each errored packet received from the network, and inserted as part of
the status qword for each good packet that causes an interrupt when received. Each of the
local MIB counters are reset when an interrupt is generated for a good packet received.
Each of the MIB counters will maintain a value of all one's if they overflow, and a good
packet received interrupt will clear them. The contents of this status qword are shown in
Table 7-8.
CX82100 Home Network Processor Data Sheet
7-23

Related parts for cx82100