cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 157

no-image

cx82100

Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Quantity:
216
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
50
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
101306C
Bit(s)
25
24
23
22
21
20
19
18
17
16
Type
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
Default
1'b0
1'b0
1'b0
1’b0
1’b0
1’b0
1’b0
1’b0
1’b0
1’b0
Conexant Proprietary and Confidential Information
UDC_UsbReset_INT
UDC_Sof_INT
USB_RESUME_INT
EP3I_INVLDHDR_INT
EP2I_INVLDHDR_INT
EP1I_INVLDHDR_INT
EP0I_INVLDHDR_INT
INTR_ERRCNT_INT
USB_SUSPEND_INT
INTR_NAK_INT
CX82100 Home Network Processor Data Sheet
Name
UDC_UsbReset Interrupt.
The UDC_UsbReset signal is asserted by the UDC Core
whenever the core observes more than 2.5 us (32 FS bit
times/4 LS bit times) of SE0 on the D+/D- lines. Once
asserted, UDC_UsbReset is kept asserted as long as the SE0
is observed on the D+/D- lines.
UDC_Sof Interrupt.
The UDC_Sof signal is asserted by the UDC Core for one
clock every time an entire SOF Packet is successfully decoded
on the USB.
The UDC_Sof signal is at logic ‘0’ when Reset and when
asserted will be at logic ‘1’.
USB Suspend Detected Interrupt.
USB Resume Detected Interrupt.
Endpoint 3 IN Invalid Header Interrupt.
Endpoint 2 IN Invalid Header Interrupt.
Endpoint 1 IN Invalid Header Interrupt.
Endpoint 0 IN Invalid Header Interrupt.
Interrupt Channel NAKed on Current Transfer.
Interrupt Channel Exceeded Max Retries Count.
0 = UDC_UsbReset signal is not asserted.
1 = UDC_UsbReset signal is asserted.
0 = UDC_Sof signal is not asserted.
1 = UDC_Sof signal is asserted.
0 = USB Cable not in Suspend Mode.
1 = USB Cable in Suspend Mode. UDC has detected that
0 = USB Cable not in Resume Mode.
1 = USB Cable in Resume Mode. UDC has detected a non-
0 = Invalid header not detected.
1 = Invalid header detected for Endpoint 3 IN channel buffer
0 = Invalid header not detected.
1 = Invalid header detected for Endpoint 2 IN channel buffer
0 = Invalid header not detected.
1 = Invalid header detected for Endpoint 1 IN channel buffer
0 = Invalid header not detected.
1 = Invalid header detected for Endpoint 0 IN channel buffer
the USB Cable is in the Suspended Mode i.e., the USB
is idle for 3 ms. The Device should go into SUSPEND
mode whenever this bit is on and should meet all the
USB Specification Requirements for the Suspend Mode.
It is the responsibility of the peripheral to stop the Clock
so that min. power is consumed when the Device is in
Suspended Mode.
IDLE (K State) on the USB Cable while the USB cable
is in Suspended Mode.
list.
list.
list.
list.
Description
8-23

Related parts for cx82100