cx82100 Conexant Systems, Inc., cx82100 Datasheet - Page 45

no-image

cx82100

Manufacturer Part Number
cx82100
Description
Home Network Processor Hnp
Manufacturer
Conexant Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx82100-11
Quantity:
216
Part Number:
cx82100-11
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
179
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
16
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
50
Part Number:
cx82100-41
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
28
Part Number:
cx82100-41Z
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
cx82100-51
Manufacturer:
CONEXANT
Quantity:
12
Table 2-3. CX82100 HNP Pin Signal Definitions (Continued)
101306C
MWE#
MCKE
MCLK
Recommended GPIO usage is listed in Table 2-9.
GPIO31
GPIO27
GPIO26
GPIO24
GPIO21
GPIO20
GPIO19
GPIO18
GPIO17
GPIO8
GPIO7
GPIO6
GPIO5
TST[3:0]
NC
Notes:
1.
2.
3.
Pin Signal
I/O Types: See Table 2-4.
Unless otherwise specified, output pins or input pins with internal pulldowns or pullups can be left open if not used.
The Reset State notation indicates the state of the pin upon power-on and whether or not it has an internal pullup. Z means
a high impedance state (an input) and pu/pd means the pin has an internal pullup/pulldown.
B14
E12
E14
C6
G4
A8
A1
C3
B1
B2
A2
A3
D5
E5
D6
E6
D4, A4, B4, C5
C1, C2, D2, D3,
F7
Pin No.
Conexant Proprietary and Confidential Information
CX82100 Home Network Processor Data Sheet
O
O
O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
I/O
General Purpose Input/Output (GPIO)
SDRAM/SRAM Interface (Continued)
Ot4
Ot4
Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
Itpu/Ot4
I/O Type
No Connect Pins (Balls)
SDRAM/SRAM Memory Write Enable. This active low output
enables write access to SDRAM/SRAM. Connect to SDRAM/SRAM
WE# input through 51 Ω.
SDRAM Clock Enable/SRAM A17.
For SDRAM interface, this active high output enables the SDRAM
clock. Connect to SDRAM CLKE input through 51 Ω.
For SRAM interface, this signal is address A17 output. Connect to
SRAM A17 input through 51 Ω.
SDRAM Clock.
For SDRAM interface, this signal supplies the clock to the SDRAM.
Connect to SDRAM CLK input through 51 Ω. All SDRAM signals
are sampled on the positive (rising) edge.
For SRAM interface, this pin not used. Leave open.
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = low.
Application Dependent. Reset state = low.
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Application Dependent. Reset state = Z(pu).
Test Pins. Test configuration pins used only during the
manufacturing/test process.
For normal operation, connect TST[3:0] to ground.
No Connect. These pins (solder balls) are not connected to
internal circuitry. Leave open.
Test
Signal Name/Description
2-15

Related parts for cx82100