ml2722 Sirenza Microdevices, ml2722 Datasheet - Page 24

no-image

ml2722

Manufacturer Part Number
ml2722
Description
900mhz Low-if 1.5mbps Fsk Transceiver
Manufacturer
Sirenza Microdevices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ml2722DH
Manufacturer:
JST
Quantity:
7 700
Part Number:
ml2722DH
Manufacturer:
MICROLINEAR
Quantity:
20 000
Part Number:
ml2722DH-SB
Manufacturer:
RFMD
Quantity:
5 000
Part Number:
ml2722DH-SQ
Manufacturer:
RFMD
Quantity:
5 000
Part Number:
ml2722DH-SR
Manufacturer:
M/A-COM
Quantity:
5 000
Part Number:
ml2722DH-T
Manufacturer:
RFMD
Quantity:
5 000
Transmit Closed Loop Bit (TXCL): DB4
Used to produce a continuous CW transmitter output for product test with RXON low (see Table 11).
Transmit Power Control Bit (TPC): DB5
Controls the state of the TPC/TPQ open-drain output (pin 7). Although this bit may be set at any time, the TPC/TPQ pin
only changes state at the falling edge of RXON (see Table 12).
REGISTER #1, CHANNEL FREQUENCY REGISTER
Channel Frequency Selection Bits (CHQ): <DB11:DB0>
These bits set the channel frequency for the transceiver (see Table 13). With a 6.144MHz or 12.288MHz input to the
REF pin (pin 9), the channel frequency value is calculated by multiplying the CHQ value by 0.512. A 1.024MHz offset is
automatically added in the RECEIVE mode to accommodate the IF frequency. The recommended operating range
value of the CHQ is from 1,024 (400 hex) to 4093 (FFD hex). These bits should be programmed to a valid channel
frequency before XCEN is asserted. The divide ratio is calculated as f
MHz.
DS2722-F-06
Table 11. PLL Mode in Transmit Operation
B15
TXCL
0
0
1
TPC
B14
0
1
Table 12. TPC Pin State
0
Table 13. Main Divider
PLL Closed Loop, CW Output
FINAL DATASHEET
PLL Open Loop, FSK Output
TRANSMIT PLL MODE
PLL divide ratio
TPC PIN STATE
Pulled to Ground
High Impedance
B13 TO B2
B1
0
C
/0.512, where f
B0
1
C
is the channel frequency in
DECEMBER 2005
ML2722
24

Related parts for ml2722