PLL602-04 PhaseLink (PLL), PLL602-04 Datasheet
PLL602-04
Related parts for PLL602-04
PLL602-04 Summary of contents
Page 1
... Low jitter (RMS): 9-12ps period jitter (1 sigma). 3.3V operation. Available in 8-Pin TSSOP or SOIC. DESCRIPTIONS The PLL602- low cost, high performance and low phase noise XO, providing less than -125 dBc at 10kHz offset in the 96MHz to 200MHz operating range. The very low jitter ( RMS period jitter) makes this chip ideal for 155 ...
Page 2
... Output enable input pin. Disables (tri-state) output when low. Internal pull enables output by default if pin is not connected to low. I Crystal input pin. I Crystal output pin. - Not connected. P Ground pin. SYMBOL CONDITIONS 0.8V to 2.0V with 10pF load 2.0V to 0.8V with 10pF load At VDD/2 PLL602-04 Description MIN. MAX 0 0 0 ...
Page 3
... At TTL level (High drive) At TTL level (Low drive) Human Body Model, all pads except XT and XTB Human Body Model, XT and XTB pads SYMBOL MIN. TYP XIN C (xtal PLL602-04 MIN. TYP. MAX. 12 -80 -110 -125 -120 -125 MIN. TYP. MAX. 10 3.13 3.47 2.4 ...
Page 4
... Preliminary for proposal Low Phase Noise CMOS XO (96MHz to 200MHz) TSSOP Min. Max. - 1.20 0.05 0.15 0.19 0.30 0.09 0.20 2.90 3.10 4.30 4.50 6.20 6.60 0.45 0.75 A1 0.65 BSC e 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER PLL602- PLL602- TEMPERATURATURE C=COMMERCIAL M=MILITARY I=INDUSTRAL PACKAGE TYPE S=SOIC, O=TSSOP Rev 12/04/01 Page 4 ...