CY25818SCT CYPRESS [Cypress Semiconductor], CY25818SCT Datasheet

no-image

CY25818SCT

Manufacturer Part Number
CY25818SCT
Description
Spread Spectrum Clock Generator
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
Cypress Semiconductor Corporation
Document #: 38-07362 Rev. *B
Features
• 8- to 32-MHz input frequency range
• CY25818: 8–16 MHz
• CY25819: 16–32 MHz
• Separate modulated and unmodulated clocks
• Accepts clock, crystal, and resonator inputs
• Down spread modulation
• Power-down function
• Low-power dissipation
• Low cycle-to-cycle jitter
• Available in 8-pin (150-mil) SOIC package
Block Diagram
— CY25818 = 33 mW-typ @ 8 MHz
— CY25818 = 56 mW-typ @ 16 MHz
— CY25819 = 36 mW-typ @ 16 MHz
— CY25819 = 63 mW-typ @ 32 MHz
— SSCLK = 250 ps-typ
— REFOUT = 275 ps-typ
XIN/CLKIN
XOUT
VDD
VSS
1
8
7
2
300K
MODULATION
REFERENCE
CONTROL
DECODER
DIVIDER
INPUT
S0 PD#
3
6
198 Champion Court
COUNTER
PD and
VCO
CP
DIVIDER
Spread Spectrum Clock Generator
MUX
and
VCO
LF
Applications
Benefits
• Printers and MFPs
• LCD panels and notebook PCs
• Digital copiers
• PDAs
• Automotive
• CD-ROM, VCD, and DVD
• Networking and LAN/WAN
• Scanners
• Modems
• Embedded digital systems
• Peak electromagnetic interference (EMI) reduction by
• Fast time to market
• Cost reduction
8–16 dB
4
5
REFCLK
SSCLK
San Jose
Pin Configuration
,
CA 95134-1709
XIN/CLKIN
SSCLK
Vss
S0
Revised April 11, 2006
1
2
3
4
8-pin SOIC
8 Pin SOIC
CY25818
CY25819
CY25818/19
408-943-2600
8
7
6
5
XOUT
REFCLK
Vdd
PD#
[+] Feedback
[+] Feedback

Related parts for CY25818SCT

CY25818SCT Summary of contents

Page 1

Features • 32-MHz input frequency range • CY25818: 8–16 MHz • CY25819: 16–32 MHz • Separate modulated and unmodulated clocks • Accepts clock, crystal, and resonator inputs • Down spread modulation • Power-down function • Low-power dissipation — ...

Page 2

Pin Description Pin Name 1 XIN/CLK Clock, Crystal, or Ceramic Resonator Input Pin. 2 Vss Power Supply Ground Digital Spread% Control Pin. 3-Level input (H-M-L). Default = M. Modulated Spread Spectrum Output Clock. The output frequency is ...

Page 3

Digital Inputs S0 digital input is designed to sense three logic levels desig- nated as HIGH “1,” LOW “0,” and MIDDLE “M.” With this 3-Level digital input logic, the 3-Level logic is able to detect three different logic levels. ...

Page 4

Table 5. Timing Electrical Characteristics Vdd = 3.3V ±10%, T Parameter Description ICLKFR1 Input Frequency Range ICLKFR2 Input Frequency Range trise1 Clock Rise Time tfall1 Clock Fall Time CDCin Input Clock Duty Cycle CDCout Output Clock Duty Cycle CCJss Cycle-to-Cycle ...

Page 5

SSCG Profiles CY25818/19 SSCG products use a non-linear “optimized” frequency profile as shown in Figure 6 and Figure 7. The use of Cypress proprietary “optimized” frequency profile maintains flat energy distribution over the fundamental and higher order harmonics. This results ...

Page 6

... Ordering Information Part Number CY25818SC 8-pin SOIC CY25818SCT 8-pin SOIC–Tape and Reel CY25819SC 8-pin SOIC CY25819SCT 8-pin SOIC–Tape and Reel Lead-free CY25818SXC 8-pin SOIC CY25818SXCT 8-pin SOIC–Tape and Reel CY25819SXC 8-pin SOIC CY25819SXCT 8-pin SOIC–Tape and Reel ...

Page 7

Document History Page Document Title: CY25818/19 Spread Spectrum Clock Generator Document Number: 38-07362 Issue REV. ECN NO. Date ** 112462 03/21/02 *A 122701 12/28/02 *B 448097 See ECN Document #: 38-07362 Rev. *B Orig. of Change Description of Change OXC ...

Related keywords