h8s-2158 Renesas Electronics Corporation., h8s-2158 Datasheet - Page 540

• Manufacturer Part Number: h8s-2158
• Description: Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
• Manufacturer: Renesas Electronics Corporation.

Section 17 I
Rev. 3.00 Jan 25, 2006 page 488 of 872
REJ09B0286-0300
Bit
1
Bit Name
IRIC
2
C Bus Interface (IIC)
Initial Value R/W
0
R/(W) * I
Description
Indicates that the IIC module has issued an interrupt
request to the CPU.
This flag is set at different times depending on the FS bit
in SAR, the FSX bit in SARX, and the WAIT bit in ICMR.
For details, see section 17.5.6, IRIC Setting Timing and
SCL Control. The conditions under which this flag is set
also differ depending on the setting of the ACKE bit in
ICCR.
[Setting conditions]
I
I
2
2
2
C Bus Interface Interrupt Request Flag
C bus format master mode:
C bus format slave mode:
When a start condition is detected in the bus line
state after a start condition is issued (when the
ICDRE flag is set to 1 because of first frame
transmission)
When a wait is inserted between the data and
acknowledge bit when the WAIT bit is 1 (fall of the 8th
transmit/receive clock)
At the end of data transfer (rise of the 9th
transmit/receive clock without no waits)
When a slave address is received after bus arbitration
is lost (first frame after start condition)
If 1 is received as the acknowledge bit (when the
ACKB bit in ICSR is set to 1) when the ACKE bit is 1
When the AL flag is set to 1 after bus arbitration is
lost while the ALIE bit is 1
When the slave address (SVA or SVAX) matches
(when the AAS or AASX flag in ICSR is set to 1) and
at the end of data transfer up to the subsequent
retransmission start condition or stop condition
detection (rise of the 9th transmit/receive clock)
When the general call address is detected (when 0 is
received as the R/W bit and the ADZ flag in ICSR is
set to 1) and at the end of data reception up to the
subsequent retransmission start condition or stop
condition detection (rise of the 9th receive clock)
If 1 is received as the acknowledge bit (when the
ACKB bit in ICSR is set to 1) when the ACKE bit is 1
When a stop condition is detected (when the STOP or
ESTP flag in ICSR is set to 1) when the STOPIM bit is
0