SC16C554BIB64 PHILIPS [NXP Semiconductors], SC16C554BIB64 Datasheet - Page 31

no-image

SC16C554BIB64

Manufacturer Part Number
SC16C554BIB64
Description
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C554BIB64
Manufacturer:
NXP
Quantity:
301
Part Number:
SC16C554BIB64
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C554BIB64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C554BIB64,157
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
9397 750 13133
Product data sheet
7.7 Line Status Register (LSR)
This register provides the status of data transfers between the SC16C554B/554DB and
the CPU.
Table 20:
Bit
7
6
5
4
3
2
1
Symbol
LSR[7]
LSR[6]
LSR[5]
LSR[4]
LSR[3]
LSR[2]
LSR[1]
Line Status Register bits description
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs
Description
FIFO data error.
THR and TSR empty. This bit is the Transmit Empty indicator. This bit is set to
a logic 1 whenever the transmit holding register and the transmit shift register
are both empty. It is reset to logic 0 whenever either the THR or TSR contains
a data character. In the FIFO mode, this bit is set to ‘1’ whenever the transmit
FIFO and transmit shift register are both empty.
THR empty. This bit is the Transmit Holding Register Empty indicator. This bit
indicates that the UART is ready to accept a new character for transmission.
In addition, this bit causes the UART to issue an interrupt to CPU when the
THR interrupt enable is set. The THR bit is set to a logic 1 when a character is
transferred from the transmit holding register into the transmitter shift register.
The bit is reset to a logic 0 concurrently with the loading of the transmitter
holding register by the CPU. In the FIFO mode, this bit is set when the
transmit FIFO is empty; it is cleared when at least 1 byte is written to the
transmit FIFO.
Break interrupt.
Framing error.
Parity error.
Overrun error.
Logic 0 = No error (normal default condition).
Logic 1 = At least one parity error, framing error or break indication is in the
current FIFO data. This bit is cleared when LSR register is read.
Logic 0 = No break condition (normal default condition).
Logic 1 = The receiver received a break signal (RX was a logic 0 for one
character frame time). In the FIFO mode, only one break character is
loaded into the FIFO.
Logic 0 = No framing error (normal default condition).
Logic 1 = Framing error. The receive character did not have a valid stop
bit(s). In the FIFO mode, this error is associated with the character at the
top of the FIFO.
Logic 0 = No parity error (normal default condition).
Logic 1 = Parity error. The receive character does not have correct parity
information and is suspect. In the FIFO mode, this error is associated with
the character at the top of the FIFO.
Logic 0 = No overrun error (normal default condition).
Logic 1 = Overrun error. A data overrun error occurred in the receive shift
register. This happens when additional data arrives while the FIFO is full. In
this case, the previous data in the shift register is overwritten. Note that
under this condition, the data byte in the receive shift register is not
transferred into the FIFO, therefore the data in the FIFO is not corrupted by
the error.
Rev. 01 — 9 February 2005
SC16C554B/554DB
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
31 of 51

Related parts for SC16C554BIB64