SC16C654BIB64 PHILIPS [NXP Semiconductors], SC16C654BIB64 Datasheet - Page 28

no-image

SC16C654BIB64

Manufacturer Part Number
SC16C654BIB64
Description
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C654BIB64
Manufacturer:
VISHAY
Quantity:
100
Part Number:
SC16C654BIB64,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C654BIB64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C654BIB64,151
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C654BIB64,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
9397 750 14965
Product data sheet
Table 10:
Table 11:
Table 12:
Bit
3
(cont.)
2
1
0
FCR[7]
0
0
1
1
FCR[5]
0
0
1
1
Symbol
FCR[3]
(continued)
FCR[2]
FCR[1]
FCR[0]
FIFO Control Register bits description
RX trigger levels
TX trigger levels
FCR[6]
0
1
0
1
FCR[4]
0
1
0
1
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
Rev. 02 — 20 June 2005
Description
Transmit operation in mode ‘1’: When the SC16C654B/654DB is in
FIFO mode (FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a
logic 1 when the transmit FIFO is completely full. It will be a logic 0 when
the trigger level has been reached.
Receive operation in mode ‘1’: When the SC16C654B/654DB is in
FIFO mode (FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has
been reached, or a Receive Time-Out has occurred, the RXRDY pin will
go to a logic 0. Once activated, it will go to a logic 1 after there are no
more characters in the FIFO.
XMIT FIFO reset.
RCVR FIFO reset.
FIFO enable.
logic 0 = no FIFO transmit reset (normal default condition)
logic 1 = clears the contents of the transmit FIFO and resets the FIFO
counter logic (the transmit shift register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
logic 0 = no FIFO receive reset (normal default condition)
logic 1 = clears the contents of the receive FIFO and resets the FIFO
counter logic (the receive shift register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
logic 0 = disable the transmit and receive FIFO (normal default
condition)
logic 1 = enable the transmit and receive FIFO. This bit must be a ‘1’
when other FCR bits are written to, or they will not be
programmed.
RX FIFO trigger level
08
16
56
60
TX FIFO trigger level (# of characters)
08
16
32
56
…continued
SC16C654B/654DB
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
28 of 58

Related parts for SC16C654BIB64