74LVC573A STMICROELECTRONICS [STMicroelectronics], 74LVC573A Datasheet

no-image

74LVC573A

Manufacturer Part Number
74LVC573A
Description
OCTAL D-TYPE LATCH HIGH PERFORMANCE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC573ABQ
Manufacturer:
TOREX
Quantity:
6 000
Part Number:
74LVC573ADB
Manufacturer:
ST
Quantity:
500
Part Number:
74LVC573ADB
Manufacturer:
NXP
Quantity:
4 712
Part Number:
74LVC573ADB@118
Manufacturer:
NXP
Quantity:
1 230
Part Number:
74LVC573ADT
Manufacturer:
NXP
Quantity:
4 000
Part Number:
74LVC573AMTR
Manufacturer:
STM
Quantity:
834
Part Number:
74LVC573APG
Manufacturer:
IDT
Quantity:
1 162
Part Number:
74LVC573APW
Manufacturer:
schneider
Quantity:
100
Part Number:
74LVC573APW
Manufacturer:
NXP
Quantity:
5 288
Part Number:
74LVC573APW
Manufacturer:
PHI41
Quantity:
960
Part Number:
74LVC573APWЈ¬118
Manufacturer:
NXP
Quantity:
5 000
Part Number:
74LVC573ATTR
Manufacturer:
EPSON
Quantity:
1 274
DESCRIPTION
The 74LVC573A is a low voltage CMOS OCTAL
D-TYPE LATCH fabricated with sub-micron silicon
gate and double-layer metal wiring C
technology. It is ideal for 1.65 to 3.6 V
operations and low power and low noise
applications.
These 8 bit D-Type latch are controlled by a latch
enable input (LE) and an output enable input (OE).
While the LE inputs is held at a high level, the Q
Figure 1: Pin Connection And IEC Logic Symbols
July 2004
5V TOLERANT INPUTS
HIGH SPEED: t
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
PCI BUS LEVELS GUARANTEED AT 24 mA
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 573
LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
PLH
OH
CC
| = I
(OPR) = 1.65V to 3.6V (1.2V Data
t
PHL
OL
= 24mA (MIN) at V
PD
= 6.8ns (MAX.) at V
CC
= 3V
CC
2
MOS
= 3V
CC
Table 1: Order Codes
outputs will follow the data input precisely or
inversely. When the LE is taken low, the Q outputs
will be latched precisely or inversely at the logic
level of D input data. While the (OE) input is low,
the 8 outputs will be in a normal logic state (high or
low logic level) and while high level the outputs will
be in a high impedance state.
This device is designed to interface directly High
Speed CMOS systems with TTL and NMOS
components. It has more speed performance at
3.3V than 5V AC/ACT family, combined with a
lower power consumption.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
PACKAGE
TSSOP
OCTAL D-TYPE LATCH
SOP
HIGH PERFORMANCE
SOP
74LVC573A
Rev. 3
74LVC573AMTR
74LVC573ATTR
TSSOP
T & R
1/13

Related parts for 74LVC573A

74LVC573A Summary of contents

Page 1

... ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V DESCRIPTION The 74LVC573A is a low voltage CMOS OCTAL D-TYPE LATCH fabricated with sub-micron silicon gate and double-layer metal wiring C technology ideal for 1.65 to 3.6 V operations and low power and low noise applications ...

Page 2

... Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description PIN N° SYMBOL NAME AND FUNCTION State Output Enable Input (Active LOW Data Inputs 12, 13, 14 3-State Latch Outputs 15, 16, 17, 18 Latch Enable Input ...

Page 3

... GND -0.6V 2 74LVC573A Value 1. -55 to 125 Value - °C -55 to 125 °C Min. Max. Min. Max. 0.65V 0.65V CC CC 1.7 1 0.35V 0.35V CC 0 ...

Page 4

... Table 7: Dynamic Switching Characteristics Symbol Parameter V Dynamic Low Level Quiet OLP Output (note 1) V OLV 1) Number of output defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state. Table 8: AC Electrical Characteristics ...

Page 5

... 0.15V V + 0.15V OL - 0.15V V - 0.15V OH <2.0ns Value °C A Min. Typ 10MHz CC(opr 2.7V 50pF 500 6V 2.7V 1. 0.3V OH <2.5ns 74LVC573A Unit Max (per circuit) CC 3.0 to 3.6V 50pF 500 7V 3.0V 1. 0.3V OH <2.5ns 5/13 ...

Page 6

... Figure 4: Waveform - Propagation Delay, Setup And Hold Times (f=1MHz; 50% duty cycle) Figure 5: Waveform - Output Enable And Disable Times (f=1MHz; 50% duty cycle) 6/13 ...

Page 7

... Figure 6: Waveform - Propagation Delay Time (f=1MHz; 50% duty cycle) 74LVC573A 7/13 ...

Page 8

... DIM. MIN. A 2.35 A1 0.1 B 0.33 C 0.23 D 12. 10.00 h 0.25 L 0.4 k 0° ddd 8/13 SO-20 MECHANICAL DATA mm. TYP MAX. 2.65 0.30 0.51 0.32 13.00 7.6 1.27 10.65 0.75 1.27 8° 0.100 inch MIN. TYP. 0.093 0.004 0.013 0.009 0.496 0.291 0.050 0.394 0.010 0.016 0° 0016022D MAX. 0.104 0.012 0.020 0.013 0.512 0.299 0.419 0.030 0.050 8° ...

Page 9

... K 0˚ PIN 1 IDENTIFICATION 1 mm. TYP MAX. 1.2 0.15 1 1.05 0.30 0.20 6.5 6.6 6.4 6.6 4.4 4.48 0.65 BSC 8˚ 0.60 0. 74LVC573A inch MIN. TYP. 0.002 0.004 0.031 0.039 0.007 0.004 0.252 0.256 0.244 0.252 0.169 0.173 0.0256 BSC 0˚ 0.018 0.024 0087225C MAX. 0.047 0.006 0.041 0.012 ...

Page 10

... DIM. MIN 12 10.8 Bo 13.2 Ko 3.1 Po 3.9 P 11.9 10/13 Tape & Reel SO-20 MECHANICAL DATA mm. TYP MAX. 330 13.2 30.4 11 13.4 3.3 4.1 12.1 inch MIN. TYP. 12.992 0.504 0.795 2.362 0.425 0.520 0.122 0.153 0.468 MAX. 0.519 1.197 0.433 0.528 0.130 0.161 0.476 ...

Page 11

... Tape & Reel TSSOP20 MECHANICAL DATA DIM. MIN 12 6.8 Bo 6.9 Ko 1.7 Po 3.9 P 11.9 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 7 0.268 7.1 0.272 1.9 0.067 4.1 0.153 12.1 0.468 74LVC573A inch MIN. TYP. MAX. 12.992 0.519 0.882 0.276 0.280 0.075 0.161 0.476 11/13 ...

Page 12

... Table 11: Revision History Date Revision 26-Jul-2004 3 12/13 Description of Changes Ordering Codes Revision - pag. 1. ...

Page 13

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies www.st.com 74LVC573A 13/13 ...

Related keywords