DP83256VF-AP NSC [National Semiconductor], DP83256VF-AP Datasheet

no-image

DP83256VF-AP

Manufacturer Part Number
DP83256VF-AP
Description
Manufacturer
NSC [National Semiconductor]
Datasheet
C 1995 National Semiconductor Corporation
DP83256 56-AP 57
PLAYER
General Description
The DP83256 56-AP 57 Enhanced Physical Layer Control-
ler (PLAYER
Layer (PHY) entity as defined by the Fiber Distributed Data
Interface (FDDI) ANSI X3T9 5 standard
The PLAYER
clock recovery and improved clock generation functions to
enhance performance eliminate external components and
remove critical layout requirements
FDDI Station Management (SMT) is aided by Link Error
Monitoring support Noise Event Timer (TNE) support Op-
tional Auto Scrubbing support an integrated configuration
switch and built-in functionality designed to remove all strin-
gent response time requirements such as PC React and
CF React
Features
Y
Y
Y
TRI-STATE is a registered trademark of National Semiconductor Corporation
BMAC
Single chip FDDI Physical Layer (PHY) solution
Integrated Digital Clock Recovery Module provides en-
hanced tracking and greater lock acquisition range
Integrated Clock Generation Module provides all neces-
sary clock signals for an FDDI system from an external
12 5 MHz reference
TM
BSI
TM
CDD
a
a
TM
device) implements one complete Physical
CDL
device integrates state of the art digital
a
TM
CRD
TM
TM
Device (FDDI Physical Layer Controller)
CYCLONE
TL F 11708
TM
MACSI
TM
FIGURE 1-1 FDDI Chip Set Overview
PLAYER
TM
PLAYER
a
TM
and TWISTER
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Alternate PMD Interface (DP83256-AP 57) supports
UTP twisted pair FDDI PMDs with no external clock re-
covery or clock generation functions required
No External Filter Components
Connection Management (CMT) Support (LEM TNE
PC React CF React Auto Scrubbing)
Full on-chip configuration switch
Low Power CMOS-BIPOLAR design using a single 5V
supply
Full duplex operation with through parity
Separate management interface (Control Bus)
Selectable Parity on PHY-MAC Interface and Control
Bus Interface
Two levels of on-chip loopback
4B 5B encoder decoder
Framing logic
Elasticity Buffer Repeat Filter and Smoother
Line state detector generator
Supports single attach stations dual attach stations
and concentrators with no external logic
DP83256 for SAS DAS single path stations
DP83257 for SAS DAS single dual path stations
DP83256-AP for SAS DAS single path stations that re-
quire the alternate PMD interface
TM
are trademarks of National Semiconductor Corporation
TL F 11708– 1
PRELIMINARY
RRD-B30M115 Printed in U S A
October 1994

Related parts for DP83256VF-AP

DP83256VF-AP Summary of contents

Page 1

DP83256 56-AP 57 PLAYER TM Device (FDDI Physical Layer Controller) a General Description The DP83256 56-AP 57 Enhanced Physical Layer Control- ler (PLAYER device) implements one complete Physical a Layer (PHY) entity as defined by the Fiber Distributed Data Interface ...

Page 2

... Recommended Operating Conditions Electrical Characteristics Electrical Characteristics 8 0 CONNECTION DIAGRAMS 8 1 DP83256VF Connection Diagram Pin Descriptions 8 2 DP83256VF-AP Connection Diagram Pin Descrip- tions 8 3 DP83257VF Connection Diagram Pin Descriptions 9 0 PACKAGE INFORMATION 9 1 Land Patterns 9 2 Mechanical Drawings ...

Page 3

... Pair FDDI Stream Cipher Device and the DP83223A TWISTER Twisted Pair FDDI Transceiver Device TM For more information on the other devices of the chip set consult the appropriate datasheets and application notes 1 1 FDDI 2-CHIP SET DP83256 56-AP 57 PLAYER Device Physical Layer Controller The PLAYER ...

Page 4

DP83222 CYCLONE Twisted Pair FDDI Stream Cipher Device General Description The DP83222 CYCLONE Stream Cipher Scrambler Des- crambler Device is an integrated circuit designed to inter- face directly with the serial bit streams of a Twisted Pair FDDI PMD The ...

Page 5

Architecture Description 2 1 BLOCK OVERVIEW The PLAYER device is comprised of six blocks Clock a Recovery Receiver Configuration Switch Transmitter Sta- tion Management (SMT) Support and Clock Generation Module as shown in Figure 2-1 Clock Recovery The ...

Page 6

Architecture Description Transmitter The Transmitter Block accepts 10-bit bytes composed of 8 bits data 1 bit parity and 1 bit control information from the Configuration Switch The Transmitter Block performs the following operations Encodes the data from 4B ...

Page 7

Functional Description The PLAYER device is comprised of six blocks Clock a Recovery Receiver Transmitter Configuration Switch Clock Generation and Station Management Support 3 1 CLOCK RECOVERY MODULE The Clock Recovery Module accepts a 125 Mbps NRZI data ...

Page 8

Functional Description Since the loop gain is held constant regardless of the in- coming signal edge density PLL characteristics such as jit- ter acquisition rate locking range etc are deterministic and show minimal spread under various operating environments ...

Page 9

Functional Description 3 2 RECEIVER BLOCK During normal operation the Receiver Block accepts serial data input at the rate of 125 Mbps from the Clock Recovery Module During the Internal Loopback mode of operation the Receiver Block accepts ...

Page 10

Functional Description Framing may be temporarily suspended (i e framing hold) in order to maintain data integrity Detecting JK The JK symbol pair can be used to detect the beginning of a frame during Active Line State (ALS) ...

Page 11

Functional Description Super Idle Line State The Line State Detector recognizes the incoming data the Super Idle Line State upon the reception of 8 consec- utive Idle symbol pairs nominally (plus 1 symbol pair) The ...

Page 12

Functional Description 3 3 TRANSMITTER BLOCK The Transmitter Block accepts 10-bit bytes consisting of 8 bits data 1 bit parity and 1 bit control information from the Configuration Switch The Transmitter Block performs the following operations Encodes the ...

Page 13

Functional Description DATA REGISTERS Data from the Configuration Switch is stored in the Data Registers The 10-bit byte-wide data consists of a parity bit a control bit and two 4-bit data symbols as shown below ...

Page 14

Functional Description FIGURE 3-5 Repeat Filter State Diagram Note Inputs to the Repeat Filter state machine are shown above the transition lines while outputs from the state machine are shown below the transition lines Note Abbreviations used in ...

Page 15

Functional Description TABLE 3-3 Abbreviations used in the Repeat Filter State Diagram F IDLE Force Idle true when not in Active Transmit Mode W Represents the symbols TPARITY Parity error nn Data ...

Page 16

Functional Description LINE STATE GENERATOR The Line State Generator allows the transmission of the PHY Request data and can also generate and transmit Idle Master Halt or Quiet symbol pairs which can be used to implement the Connection ...

Page 17

Functional Description INJECTION CONTROL LOGIC The Injection Control Logic replaces the data stream with a programmable symbol pair This function is used to transmit data other than the normal data frame or Line States The injection modes can ...

Page 18

Functional Description 3 4 CONFIGURATION SWITCH The Configuration Switch consists of a set of multiplexers and latches which allow the PLAYER device to configure a the data paths without any external logic The Configuration Switch is controlled through ...

Page 19

Functional Description STATION CONFIGURATIONS Single Attach Station (SAS) The Single Attach Station can be connected to either the Primary or Secondary ring via a Concentrator Only 1 MAC is needed in a SAS The DP83256 DP83256-AP and DP83257 ...

Page 20

Functional Description FIGURE 3-12 Dual Attachment Station (DAS) Single MAC (DP83257) FIGURE 3-13 Dual Attachment Station (DAS) Single MAC (DP83256 56-AP) FIGURE 3-14 Dual Attachment Station (DAS) Dual MACs (Continued 11708 – ...

Page 21

Functional Description CONCENTRATOR CONFIGURATIONS There are 2 types of concentrators Single Attach and Dual Attach These concentrators can be designed with or with- out MAC(s) The configuration is determined based upon its type and the number of active ...

Page 22

Functional Description FIGURE 3-15 Single Attach Concentrator (SAC) Single MAC FIGURE 3-16 Dual Attach Concentrator (DAC) Single MAC FIGURE 3-17 Dual Attach Concentrator (DAC) Dual MACs (Continued 11708 – 11708 – 19 ...

Page 23

Functional Description 3 5 CLOCK GENERATION MODULE The Clock Generation Module is an integrated phase locked loop that generates all of the required clock signals for the PLAYER device and the rest of an FDDI system from a ...

Page 24

Functional Description The voltage on the Loop Filter is set by the current pulses generated by the Phase Comparator The voltage on the Loop Filter node controls the frequency of the 250 MHz VCO 250 MHZ VOLTAGE CONTROLLED ...

Page 25

Functional Description If the TCO Mask (TCOM) bit of the CMTCMR is set then whenever the CMTCR TCO bit becomes set the Receive Condition Register B’s Connection (RCRB CSE) bit will be set This allows an interrupt to ...

Page 26

Functional Description TABLE 3-5 Noise Event Description Noise Event ( (PB e Where Logical AND e Logical Logical NOT E ...

Page 27

Functional Description 3 7 PHY-MAC INTERFACE NATIONAL BYTE-WIDE CODE The PLAYER device outputs the National byte-wide code a from its PHY Port Indicate Output to the MAC device Each National byte-wide code may contain data or control codes ...

Page 28

Functional Description National Byte-Wide Code Example Incoming 5B Code Decoded 4B Code 98765 43210 C 3210 11111 11111 (II) 1 1010 11111 11111 (II) 1 1010 11111 11111 (II) 1 1010 11000 10001 (JK) 1 1101 –––- –––- ...

Page 29

Functional Description 3 8 PMD INTERFACE The PMD Interface connects the PLAYER standard FDDI Physical Media Connection such as a fiber optic transceiver or a copper twisted pair transceiver 125 MHz full duplex serial connection ...

Page 30

Functional Description INTERFACE ACTIVATION The Primary PMD Interface is always enabled The Alternate PMD Interface is enabled by programming a PLAYER register bit To enable the interface write the APMDEN bit in the APMDREG ...

Page 31

Modes of Operation The PLAYER device can operate in 4 basic modes RUN a STOP LOOPBACK and CASCADE 4 1 RUN MODE RUN is the normal mode of operation In this mode the PLAYER device is configured to ...

Page 32

Modes of Operation (Continued) Short Internal Loopback The Short Internal Loopback mode can be used to test the functionality of the PLAYER device not including the a Clock Recovery function and to test the data paths be- tween ...

Page 33

Modes of Operation (Continued) Long Internal Loopback The Long Internal Loopback mode implements the longest loopback path that is completely within the PLAYER vice The Long Internal Loopback mode can be used to test the functionality of the ...

Page 34

Modes of Operation (Continued DEVICE RESET The revision B PLAYER device has five different levels of a device Reset Power Up Reset Hardware Reset Player Reset Reference Select Reset and Stop Mode The Re- sets can ...

Page 35

Modes of Operation (Continued CASCADE MODE The PLAYER device can operate in the Cascade (paral- a lel) mode (Figure 4-5) which is used in high bandwidth point-to-point data transfer applications This is a non-FDDI mode of ...

Page 36

Modes of Operation (Continued) FIGURE 4-6 Cascade Mode of Operation FIGURE 4-5 Parallel Transmission 11708 – 11708– 28 ...

Page 37

Registers The PLAYER device can be initialized configured and monitored using 64 8-bit registers These registers are accessible a through the Control Bus Interface The following tables summarize each register’s attributes Note RESERVED Registers may be read at ...

Page 38

Registers (Continued) TABLE 5-1 Register Summary (Continued) Register Register Address Symbol 1Dh RCCRB Receive Condition Comparison Register B 1Eh MODE2 Mode Register 2 1Fh CMTCCR CMT Condition Comparison Register 20h CMTCR CMT Condition Register 21h CMTMR CMT Condition ...

Page 39

Registers (Continued) Register Register Address Symbol D7 00h MR RNRZ TNRZ 01h CR BIE AIE 02h ICR UDI RCB 03h ICMR UDIM RCBM 04h CTSR RES PRDPE 05h IJTR IJT7 IJT6 06h ISRA RES RES 07h ISRB RES ...

Page 40

Registers (Continued) TABLE 5-2 Register Bit Summary (Continued) Register Register Address Symbol D7 23h RR23 RES RES 24h STTR STT7 STT6 25h STVR STV7 STV6 26h TDR TONT TOQLS 27h TTCR BIE AIE 28h RR28 RES RES 29h ...

Page 41

Registers (Continued) TABLE 5-3 Register Reset Value Summary Register Register Address Symbol 00h MR 01h CR 02h ICR 03h ICMR 04h CTSR 05h IJTR 06h ISRA 07h ISRB 08h CRSR 09h RCRA 0Ah RCRB 0Bh RCMRA 0Ch RCMRB ...

Page 42

Registers (Continued) TABLE 5-3 Register Reset Value Summary (Continued) Register Register Address Symbol 1Eh MODE2 1Fh CMTCCR 20h CMTCR 21h CMTMR 22h RR22 23h RR23 24h STTR 25h STVR 26h TDR 27h TTCR 28h RR28 29h RR29 2Ah ...

Page 43

Registers (Continued MODE REGISTER (MR) The Mode Register is used to initialize and configure the PLAYER ACCESS RULES ADDRESS READ 00h Always RNRZ TNRZ TE Bit Symbol D0 RUN RUN E STOP 0 ...

Page 44

Registers (Continued CONFIGURATION REGISTER (CR) The Configuration Register controls the Configuration Switch Block and enables disables both the A and B ports The CR can be used to create a number of Configuration Loopback paths The ...

Page 45

Registers (Continued INTERRUPT CONDITION REGISTER (ICR) The Interrupt Condition Register records the occurrence of an internal error event the detection of Line State an unsuccessful write by the Control Bus Interface the expiration of an internal ...

Page 46

Registers (Continued) Bit Symbol D3 CWI CONDITIONAL WRITE INHIBIT Set to 1 when bits within mentioned registers do not match bits in the corresponding compare register This bit ensures that new (i e unread) data is not inadvertently ...

Page 47

Registers (Continued INTERRUPT CONDITION MASK REGISTER (ICMR) The Interrupt Condition Mask Register allows the user to dynamically select which events will generate an interrupt The Interrupt pin will be asserted ( INT to 1 ...

Page 48

Registers (Continued CURRENT TRANSMIT STATE REGISTER (CTSR) The Current Transmit State Register can program the Transmitter Block to internally generate and transmit Idle Master Halt Quiet or user programmable symbol pairs in addition to the normal ...

Page 49

Registers (Continued) Bit Symbol D3 D4 IC0 IC1 Injection Control over data from the Smoother Repeat Filter Encoder and Transmit Modes IC0 is the only bit of the register that is automatically cleared by the ...

Page 50

Registers (Continued INJECTION THRESHOLD REGISTER (IJTR) The Injection Threshold Register in conjunction with the Injection Control bits (IC (CTSR) set the frequency at which the contents of the Injection Symbol Register A (ISRA) and Injection Symbol ...

Page 51

Registers (Continued INJECTION SYMBOL REGISTER A (ISRA) The Injection Symbol Register A along with Injection Symbol Register B contains the programmable value (already in 5B code) that can be inserted to replace the data symbol pairs ...

Page 52

Registers (Continued INJECTION SYMBOL REGISTER B (ISRB) The Injection Symbol Register B along with Injection Symbol Register A contains the programmable value (already in 5B code) that will replace the data symbol pairs In One Shot ...

Page 53

Registers (Continued CURRENT RECEIVE STATE REGISTER (CRSR) The Current Receive State Register represents the current line state being detected by the Receiver Block When the Receiver Block recognizes a new Line State the bits corresponding to ...

Page 54

Registers (Continued RECEIVE CONDITION REGISTER A (RCRA) The Receive Condition Register A maintains a historical record of the Line States recognized by the Receiver Block When a new Line State is entered the bit corresponding to ...

Page 55

Registers (Continued RECEIVE CONDITION REGISTER B (RCRB) The Receive Condition Register B maintains a historical record of the Lines States recognized by the Receiver Block When a new Line State is entered the bit corresponding to ...

Page 56

Registers (Continued RECEIVE CONDITION MASK REGISTER A (RCMRA) The Receive Condition Mask Register A allows the user to dynamically select which events will generate an interrupt The Receive Condition A bit (RCA) of the Interrupt Condition ...

Page 57

Registers (Continued RECEIVE CONDITION MASK REGISTER B (RCMRB) The Receive Condition Mask Register B allows the user to dynamically select which events will generate an interrupt The Receive Condition B bit (RCB) of the Interrupt Condition ...

Page 58

Registers (Continued NOISE THRESHOLD REGISTER (NTR) The Noise Threshold Register contains the start value for the Noise Timer This threshold register is used in conjunction with the Noise Prescale Threshold register for setting the maximum allowable ...

Page 59

Registers (Continued NOISE PRESCALE THRESHOLD REGISTER (NPTR) The Noise Prescale Threshold Register contains the start value for the Noise Prescale Timer This threshold register is used in conjunction with the Noise Threshold register for setting the ...

Page 60

Registers (Continued CURRENT NOISE COUNT REGISTER (CNCR) The Current Noise Count Register takes a snap-shot of the Noise Timer during every Control Bus Interface read cycle of this register During a Control Bus Interface write cycle ...

Page 61

Registers (Continued CURRENT NOISE PRESCALE COUNT REGISTER (CNPCR) The Current Noise Prescale Count Register takes a snap-shot of the Noise Prescale Timer during every Control Bus Interface read cycle of this register During a Control Bus ...

Page 62

Registers (Continued STATE THRESHOLD REGISTER (STR) The State Threshold Register contains the start value for the State Timer This timer is used in conjunction with the State Prescale Timer to count the Line State duration The ...

Page 63

Registers (Continued STATE PRESCALE THRESHOLD REGISTER (SPTR) The State Prescale Threshold Register contains the start value for the State Prescale Timer The State Prescale Timer is a down counter It is used in conjunction with the ...

Page 64

Registers (Continued CURRENT STATE COUNT REGISTER (CSCR) The Current State Count Register takes a snap-shot of the State Counter during every Control Bus Interface read cycle of this register During a Control Bus Interface write cycle ...

Page 65

Registers (Continued CURRENT STATE PRESCALE COUNT REGISTER (CSPCR) The Current State Prescale Count Register takes a snap-shot of the State Prescale Counter during every Control Bus Interface read cycle of this register During a Control Bus ...

Page 66

Registers (Continued LINK ERROR THRESHOLD REGISTER (LETR) The Link Error Threshold Register contains the start value for the Link Error Monitor Counter 8-bit down-counter which decrements if link errors are detected When the ...

Page 67

Registers (Continued CURRENT LINK ERROR COUNT REGISTER (CLECR) The Current Link Error Count Register takes a snap-shot of the Link Error Monitor Counter during every Control Bus Interface read cycle of this register During a Control ...

Page 68

Registers (Continued USER DEFINABLE REGISTER (UDR) The User Definable Register is used to monitor and control events which are external to the PLAYER The value of the Sense Bits reflect the asserted deasserted state of their ...

Page 69

Registers (Continued DEVICE ID REGISTER (IDR) The Device ID Register contains the binary equivalent of the revision number for this device It can be used to ensure proper software and hardware versions are matched During a ...

Page 70

Registers (Continued CURRENT INJECTION COUNT REGISTER (CIJCR) The Current Injection Count Register takes a snap-shot of the Injection Counter during every Control Bus Interface read cycle of this register During a Control Bus Interface write cycle ...

Page 71

Registers (Continued INTERRUPT CONDITION COMPARISON REGISTER (ICCR) The Interrupt Condition Comparison Register ensures that the Control Bus must first read a bit modified by the PLAYER device before it can be written to by the Control ...

Page 72

Registers (Continued CURRENT TRANSMIT STATE COMPARISON REGISTER (CTSCR) The Current Transmit State Comparison Register ensures that the Control Bus must first read a bit modified by the PLAYER device before it can be written to by ...

Page 73

Registers (Continued RECEIVE CONDITION COMPARISON REGISTER A (RCCRA) The Receive Condition Comparison Register A ensures that the Control Bus must first read a bit modified by the PLAYER device before it can be written to by ...

Page 74

Registers (Continued RECEIVE CONDITION COMPARISION REGISTER B (RCCRB) The Receive Condition Comparison Register B ensures that the Control Bus must first read a bit modified by the PLAYER device before it can be written to by ...

Page 75

Registers (Continued MODE REGISTER 2 (MODE2) The Mode Register 2 (MODE2) is used to configure the PLAYER The register is used to software reset the chip setup data parity and enable scrubbing functions Note This register ...

Page 76

Registers (Continued CMT CONDITION COMPARISON REGISTER (CMTCCR) The CMT Condition Comparison Register (CMTCR) ensures that the Control Bus must first read a bit modified by the PLAYER device before it can be written to by the ...

Page 77

Registers (Continued CMT CONDITION REGISTER (CMTCR) The CMT Condition Register maintains a history of all CMT events and actions performed The corresponding CMT Condition Mask Register (CMTCMR) can be used to generate an interrupt When the ...

Page 78

Registers (Continued CMT CONDITION MASK REGISTER (CMTCMR) This is the mask register for the CMT Condition Register (CMTCR) When the bits in both the CMTCMR and CMTCR are set the Receive Condition Register B’s Connection Service ...

Page 79

Registers (Continued RESERVED REGISTERS 22H–23H (RR22H–RR23H) This register is reserved for future use DO NOT ACCESS THIS REGISTER ACCESS RULES ADDRESS READ 22h –23h Always DO NOT WRITE WRITE 79 ...

Page 80

Registers (Continued SCRUB TIMER THRESHOLD REGISTER (STTR) This is the threshold value of the internal scrub timer It has a resolution and a maximum value When the scrub ...

Page 81

Registers (Continued SCRUB TIMER VALUE REGISTER (STVR) This is a snap-shot of the current value of the upper 8 bits of the scrub timer During a Control Bus Interface write cycle the Control Bus Write Command ...

Page 82

Registers (Continued TRIGGER DEFINITION REGISTER (TDR) This register determines which events cause a trigger transition and which transmit mode is entered when a trigger transition is detected The trigger transmit modes are the same as those ...

Page 83

Registers (Continued TRIGGER TRANSITION CONFIGURATION REGISTER (TTCR) The Trigger Transition Configuration Register holds the configuration switch setting to be loaded into the Configuration Register (CR) when a trigger transition takes place When scrubbing is enabled scrubbing ...

Page 84

Registers (Continued RESERVED REGISTERS 28H-3AH (RR28H-RR3AH) These registers are reserved for future use DO NOT ACCESS THESE REGISTERS ACCESS RULES ADDRESS READ 28h –3Ah Always DO NOT WRITE WRITE 84 ...

Page 85

Registers (Continued CLOCK GENERATION MODULE REGISTER (CGMREG) This register is used to enable or disable the 125 MHz ECL Transmit clock outputs These outputs are not required for use in a standard FDDI board implementation and ...

Page 86

Registers (Continued ALTERNATE PMD REGISTER (APMDREG) This register is used to enable or disable the Alternate PMD inputs and ouputs These signals are not required for use in FDDI board implementations that do not require a ...

Page 87

Registers (Continued GAIN REGISTER (GAINREG) The Gain Register contains the settings for the CGM’s on-chip programmable loop filter For optimal jitter performance on the revision A and B PLAYER device’s Filter Position 4 should be used ...

Page 88

Registers (Continued RESERVED REGISTERS 3EH-3FH (RR3EH-RR3FH) These registers are reserved for future use DO NOT ACCESS THESE REGISTERS ACCESS RULES ADDRESS READ 3Eh –3Fh Always DO NOT WRITE WRITE 88 ...

Page 89

... Signal Descriptions 6 1 DP83256VF PIN DESCRIPTIONS The pin descriptions for the DP83256VF are divided into 5 functional interfaces PMD Interface PHY Port Interface Control Bus Interface Clock Interface and Miscellaneous Interface For a Pinout Summary list refer to Table 8-1 and Figure 8-1 DP83256VF 100-Pin JEDEC Metric PQFP Pinout ...

Page 90

Signal Descriptions (Continued) PHY PORT INTERFACE The PHY Port Interface consists signals used to connect the PLAYER sublayer or other PLAYER device The DP83256 Device has two PHY Port Interfaces The A Indicate path from ...

Page 91

Signal Descriptions (Continued) CONTROL BUS INTERFACE The Control Bus Interface consists signals used to connect the PLAYER The Control Bus is an asynchronous interface between the PLAYER controller It provides access to 64 8-bit internal ...

Page 92

Signal Descriptions (Continued) CLOCK INTERFACE The Clock Interface consists MHz and 25 MHz clocks supplied by the PLAYER feedback inputs Symbol Pin I O LBC1 4 O Local Byte Clock TTL compatible 12 5 MHz ...

Page 93

Signal Descriptions (Continued) MISCELLANEOUS INTERFACE The Miscellaneous Interface consist of a reset signal user definable sense signals and user definable enable signals Symbol Pin RST 71 I Reset An active low TTL input signal which ...

Page 94

Signal Descriptions (Continued) POWER AND GROUND All power pins should be connected to a single connected to a common 0V ground supply Bypassing and filtering requirements are given in a separate User Information Document Symbol Pin I O ...

Page 95

... The pin descriptions for the DP83256VF-AP are divided into five functional interfaces PMD Interface PHY Port Interface Control Bus Interface Clock Interface and Miscellaneous Interface For a Pinout Summary List refer to Table 8-2 and Figure 8-2 DP83256VF-AP 100-Pin JEDEC Metric PQFP Pinout PMD INTERFACE ...

Page 96

Signal Descriptions (Continued) Alternate PMD Interface Symbol Pin I O PMID 42 I PMD Indicate Data Differential 100k ECL 125 Mbps serial data input signals from the PMD a Receiver into the Clock Recovery Module (CRM) of the ...

Page 97

Signal Descriptions (Continued) PHY PORT INTERFACE The PHY Port Interface consists signals used to connect the PLAYER sublayer or other PLAYER device The DP83256 Device has two PHY Port Interfaces The A Indicate path from ...

Page 98

Signal Descriptions (Continued) CONTROL BUS INTERFACE The Control Bus Interface consists signals used to connect the PLAYER The Control Bus is an asynchronous interface between the PLAYER controller It provides access to 64 8-bit internal ...

Page 99

Signal Descriptions (Continued) CLOCK INTERFACE The Clock Interface consists MHz and 25 MHz clocks supplied by the PLAYER feedback inputs Symbol Pin I O LBC1 4 O Local Byte Clock TTL compatible 12 5 MHz ...

Page 100

Signal Descriptions (Continued) MISCELLANEOUS INTERFACE The Miscellaneous Interface consist of a reset signal and user definable enable signals Symbol Pin RST 71 I Reset An active low TTL input signal which clears all registers The ...

Page 101

Signal Descriptions (Continued) POWER AND GROUND All power pins should be connected to a single connected to a common 0V ground supply Bypassing and filtering requirements are given in a separate User Information Document Symbol Pin I O ...

Page 102

Signal Descriptions (Continued DP83257VF SIGNAL DESCRIPTIONS The pin descriptions for the DP83257VF are divided into five functional interfaces PMD Interface PHY Port Interface Control Bus Interface Clock Interface and Miscellaneous Interface For a Pinout Summary List ...

Page 103

Signal Descriptions (Continued) Alternate PMD Interface Symbol Pin I O PMID 62 I PMD Indicate Data Differential 100k ECL 125 Mbps serial data input signals from the PMD a Receiver into the Clock Recovery Module (CRM) of the ...

Page 104

Signal Descriptions (Continued) PHY PORT INTERFACE The PHY Port Interface consists signals used to connect the PLAYER sublayer or other PLAYER device The DP83257 Device has two PHY Port Interfaces The A Request and A ...

Page 105

Signal Descriptions (Continued) Symbol Pin I O BRD7 111 I PHY Port B Request Data TTL input signals representing the first 4-bit data control symbol BRD6 109 BRD7 is the most significant bit and BRD4 is the least ...

Page 106

Signal Descriptions (Continued) CONTROL BUS INTERFACE The Control Bus Interface consists signals used to connect the PLAYER The Control Bus is an asynchronous interface between the PLAYER controller It provides access to 64 8-bit internal ...

Page 107

Signal Descriptions (Continued) CLOCK INTERFACE The Clock Interface consists MHz and 25 MHz clocks supplied by the PLAYER feedback inputs Symbol Pin I O LBC1 4 O Local Byte Clock TTL compatible 12 5 MHz ...

Page 108

Signal Descriptions (Continued) MISCELLANEOUS INTERFACE The Miscellaneous Interface consist of a reset signal user definable sense signals and user definable enable signals Symbol Pin RST 116 I Reset An active low TTL input signal which ...

Page 109

Signal Descriptions (Continued) POWER AND GROUND All power pins should be connected to a single connected to a common 0V ground supply Bypassing and filtering requirements are given in a separate User Information Document Symbol Pin I O ...

Page 110

Electrical Characteristics 7 1 ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Supply Voltage CC DC Input Voltage IN DC Output Voltage OUT V ESD to other Maximum Voltage Differential Storage Temperature ECL Signal Output Current ESD ...

Page 111

Electrical Characteristics DC Electrical Characteristics for All TTL-Compatible Non-TRI-STATE Outputs The following signals are covered Clock 16 32 (CLK16) Enable Pins (EP) and PMD Transmitter Enable (TXE) Symbol Parameter V Output High Voltage OH V Output Low Voltage ...

Page 112

Electrical Characteristics DC Electrical Characteristics for All FDDI Clock Outputs The following signals are covered Local Byte Clocks (LBC1– LBC5) and Local Symbol Clock (LSC) These outputs are designed to drive capacitive loads from ...

Page 113

Electrical Characteristics DC Electrical Characteristics for All 100K ECL Compatible Inputs The following signals are covered PMD Indicate Data (PMID) Receive Clock In (RXC IN) Receive Data In (RXD IN) and Signal Detect (SD) Symbol Parameter V Input ...

Page 114

Electrical Characteristics ELECTRICAL CHARACTERISTICS The AC Electrical characteristics are specified over the Recommended Operating Conditions unless otherwise specified AC Characteristics for the Control Bus Interface The following signals are covered Control Bus Interface (R E ...

Page 115

Electrical Characteristics FIGURE 7-1 Asynchronous Control Bus Write Cycle Timing FIGURE 7-2 Asynchronous Control Bus Read Cycle Timing (Continued) 115 TL F 11708 – 11708 – 30 ...

Page 116

Electrical Characteristics FIGURE 7-3 Control Bus Synchronous Writes FIGURE 7-4 Control Bus Synchronous Reads FIGURE 7-5 Control Bus Interrupt Timing (Continued 11708 – 50 116 TL F 11708 – 11708 – 32 ...

Page 117

Electrical Characteristics AC Characteristics for the Clock Interface Signals (Timing and Relationships) Symbol Parameter T LBC1–LBC2 Timing Phase1 T LBC1–LBC3 Timing Phase2 T LBC1–LBC4 Timing Phase3 T LBC1–LBC5 Timing Phase4 T LBC1–LBC2 Timing Phase1 T LBC1–LBC3 Timing Phase2 ...

Page 118

Electrical Characteristics FIGURE 7-7 Typical Clock Signal Relationships Based on Phase Select (PH SEL) Setting (Continued) 118 TL F 11708 – 51 ...

Page 119

Electrical Characteristics AC Characteristics for the Clock Interface Signals (Periods and Pulse Widths) Symbol Parameter T2 LBC Period T9 LBC Pulse Width High T10 LBC Pulse Width Low T25 LSC Pulse Width High T26 LSC Pulse Width Low ...

Page 120

Electrical Characteristics AC Characteristics for the PMD Interface The following signals are covered PMD Indicate Data (PMID) Signal Detect (SD) and PMD Request Data (PMRD) Symbol Parameter T36 PMID to PMRD Latency g g T37 SD Minimum Pulse ...

Page 121

Electrical Characteristics AC Characteristics for the Alternate PMD Interface The following input signals are covered PMD Indicate Data (PMID) Signal Detect (SD) Receive Data In (RXD IN) Receive Clock In (RXC IN) The following output signals are covered ...

Page 122

Electrical Characteristics FIGURE 7-12 Alternate PMD Timing Diagrams (Continued) 122 TL F 11708 – 53 ...

Page 123

Electrical Characteristics AC Characteristics for the PMD Interface Inputs (ANSI Specifications) The following input signals are covered PMD Indicate Data (PMID) Receive Data In (RXD IN) Receive Clock In (RXC IN) Note The Alternate PMD Interface is only ...

Page 124

Electrical Characteristics AC Characteristics for the PMD Interface Outputs (ANSI Specifications) The following output signals are covered PMD Request Data (PMRD) Transmit Clock (TXC) Recovered Data Out (RXD OUT) Recovered Clock Out (RXC OUT) Note The Alternate PMD ...

Page 125

Electrical Characteristics AC Characteristics for User Definable Pins The following signals are covered Sense Pins (SP) For Enable Pins (EP) timing see AC Characteristics for the Control Bus Interface Symbol Parameter T59 SP Minimum Pulse Width FIGURE 7-14 ...

Page 126

Electrical Characteristics AC TEST CIRCUITS Note S is closed for T and T 1 PZL PLZ S is closed for T and T 2 PZH PHZ S and S are open otherwise 1 2 FIGURE 7-16 Switching Test ...

Page 127

Electrical Characteristics TEST WAVEFORMS FIGURE 7-20 ECL Output Test Waveform Note All CMOS Inputs and outputs are TTL compatible FIGURE 7-21 TTL Output Test Waveform FIGURE 7-22 TRI-STATE Output Test Waveform (Continued 11708– ...

Page 128

... Connection Diagrams 8 1 DP83256VF CONNECTION DIAGRAM For a Pinout Summary List refer to Table 8-1 FIGURE 8-1 DP83256VF 100-Pin JEDEC Metric PQFP Pinout 128 TL F 11708 – 44 ...

Page 129

Connection Diagrams (Continued) TABLE 8-1 DP83256 100-Pin PQFP Pinout Summary Pin No Signal Name 1 Local Byte Clock 4 2 Local Byte Clock 3 3 Local Byte Clock 2 4 Local Byte Clock 1 5 Clock 16 32 ...

Page 130

Connection Diagrams (Continued) TABLE 8-1 DP83256 100-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 39 PMD Indicate Data 40 Sense Pin 0 41 Enable Pin 0 42 Sense Pin 1 43 Enable Pin 1 44 ECL Power ...

Page 131

Connection Diagrams (Continued) TABLE 8-1 DP83256 100-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 77 Control Bus Address Logic Ground Logic Power 80 Control Bus Address 81 Control Bus Address 82 ...

Page 132

... Connection Diagrams (Continued DP83256VF-AP CONNECTION DIAGRAM For a Pinout Summary List refer to Table 8-2 FIGURE 8-2 DP83256VF-AP 100-Pin JEDEC Metric PQFP Pinout 132 TL F 11708 – 58 ...

Page 133

... Connection Diagrams (Continued) TABLE 8-2 DP83256VF-AP 100-Pin PQFP Pinout Summary Pin No Signal Name 1 Local Byte Clock 4 2 Local Byte Clock 3 3 Local Byte Clock 2 4 Local Byte Clock 1 5 Clock PHY Port A Indicate Parity 7 PHY Port A Indicate Control 8 PHY Port A Indicate Data ...

Page 134

... Connection Diagrams (Continued) TABLE 8-2 DP83256VF-AP 100-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 39 Signal Detect b 40 Signal Detect a 41 PMD Indicate Data b 42 PMD Indicate Date a 43 Enable Pin 0 44 Enable Pin 1 45 ECL Power 46 ECL Ground 47 Receive Clock ...

Page 135

... Connection Diagrams (Continued) TABLE 8-2 DP83256VF-AP 100-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 77 Control Bus Address Logic Ground Logic Power 80 Control Bus Address 81 Control Bus Address 82 Control Bus Address 83 Control Bus Address 84 Reserved 0 85 Reserved 1 86 Control Bus Data ...

Page 136

Connection Diagrams (Continued DP83257VF CONNECTION DIAGRAM For a Pinout Summary List refer to Table 8-3 FIGURE 8-3 DP83257VF 160-Pin JEDEC Metric PQFP Pinout 136 TL F 11708 – 45 ...

Page 137

Connection Diagrams (Continued) TABLE 8-3 DP83257 160-Pin PQFP Pinout Summary Pin No Signal Name 1 Local Byte Clock 4 2 Local Byte Clock 3 3 Local Byte Clock 2 4 Local Byte Clock 1 5 Clock 16 32 ...

Page 138

Connection Diagrams (Continued) TABLE 8-3 DP83257 160-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 39 No Connect 40 No Connect 41 No Connect 42 No Connect 43 No Connect 44 No Connect 45 Crystal Output 46 Crystal ...

Page 139

Connection Diagrams (Continued) TABLE 8-3 DP83257 160-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 77 Receive Data Receive Data Connect 80 No Connect 81 No Connect 82 Receive Data Out ...

Page 140

Connection Diagrams (Continued) TABLE 8-3 DP83257 160-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 115 PHY Port B Request Parity 116 E Device Reset 117 Read E Write 118 Chip Enable 119 E Interrupt 120 E Acknowledge ...

Page 141

Connection Diagrams (Continued) TABLE 8-3 DP83257 160-Pin PQFP Pinout Summary (Continued) Pin No Signal Name 152 No Connect 153 No Connect 154 No Connect 155 No Connect 156 No Connect 157 I O Ground 158 I O Power ...

Page 142

... Land pattern information is provided to assist in surface mount layout using each of the available PLAYER Mechanical drawings of each of the packages are also provided 9 1 LAND PATTERNS TABLE 9-1 Layout Land Pattern Dimensions Device DP83256VF and DP83256VF-AP 14mm x 14mm x 2 0mm 100-lead JEDEC FPQFP DP83257VF 28mm x 28mm x 3 42mm ...

Page 143

... Physical Dimensions millimeters Order Number DP83256VF and DP83256VF-AP Plastic Quad Flatpak (VJU) NS Package Number VJU100A 143 ...

Page 144

Physical Dimensions millimeters (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life ...

Related keywords