MC68HC908QY2 MOTOROLA [Motorola, Inc], MC68HC908QY2 Datasheet - Page 66
MC68HC908QY2
Manufacturer Part Number
MC68HC908QY2
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908QY2.pdf
(230 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC908QY2CPE
Manufacturer:
FREESCALE
Quantity:
7 762
Company:
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale
Quantity:
204
Part Number:
MC68HC908QY2MDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908QY2MP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908QY2MPE
Manufacturer:
Freescale
Quantity:
2 304
Company:
Part Number:
MC68HC908QY2VPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Central Processor Unit (CPU)
6.6.1 Wait Mode
6.6.2 Stop Mode
6.7 CPU During Break Interrupts
66
MC68HC908QY4•MC68HC908QT4•MC68HC908QY2•MC68HC908QT2•MC68HC908QY1•MC68HC908QT1
The WAIT instruction:
The STOP instruction:
After exiting stop mode, the CPU clock begins running after the oscillator
stabilization delay.
If a break module is present on the MCU, the CPU starts a break
interrupt by:
The break interrupt begins after completion of the CPU instruction in
progress. If the break address register match occurs on the last cycle of
a CPU instruction, the break interrupt begins immediately.
A return-from-interrupt instruction (RTI) in the break routine ends the
break interrupt and returns the MCU to normal operation if the break
interrupt has been deasserted.
•
•
•
•
•
•
Clears the interrupt mask (I bit) in the condition code register,
enabling interrupts. After exit from wait mode by interrupt, the I bit
remains clear. After exit by reset, the I bit is set.
Disables the CPU clock
Clears the interrupt mask (I bit) in the condition code register,
enabling external interrupts. After exit from stop mode by external
interrupt, the I bit remains clear. After exit by reset, the I bit is set.
Disables the CPU clock
Loading the instruction register with the SWI instruction
Loading the program counter with $FFFC:$FFFD or with
$FEFC:$FEFD in monitor mode
Central Processor Unit (CPU)
MOTOROLA