HD6433045 HITACHI [Hitachi Semiconductor], HD6433045 Datasheet - Page 213

• Manufacturer Part Number: HD6433045
• Description: Hitachi Single-Chip Microcomputer
• Manufacturer: HITACHI [Hitachi Semiconductor]

8.3.4 Data Transfer Control Registers (DTCR)
The data transfer control registers (DTCRs) are 8-bit readable/writable registers that control the
operation of the DMAC channels. A channel operates in full address mode when bits DTS2A and
DTS1A are both set to 1 in DTCRA. DTCRA and DTCRB have different functions in full address
mode.
DTCRA
DTCRA is initialized to H'00 by a reset and in standby mode.
Bit
Initial value
Read/Write
Data transfer enable
Enables or disables
data transfer
DTE
R/W
7
0
Data transfer size
Selects byte or
word size
DTSZ
R/W
6
0
Source address
increment/decrement
Source address increment/
decrement enable
These bits select whether
the source address register
(MARA) is incremented,
decremented, or held fixed
during the data transfer
SAID
R/W
5
0
199
SAIDE
R/W
Data transfer
interrupt enable
Enables or disables the
CPU interrupt at the end
of the transfer
4
0
DTIE
R/W
3
0
DTS2A
R/W
Data transfer select
2A and 1A
These bits must both be
set to 1
2
0
DTS1A
R/W
1
0
Data transfer
select 0A
Selects block
transfer mode
DTS0A
R/W
0
0