HD6475328-CP10 HITACHI [Hitachi Semiconductor], HD6475328-CP10 Datasheet - Page 138

no-image

HD6475328-CP10

Manufacturer Part Number
HD6475328-CP10
Description
original Hitachi CMOS microcomputer unit (MCU)
Manufacturer
HITACHI [Hitachi Semiconductor]
Datasheet
6.3.2 DTC Vector Table
The DTC vector table is located immediately following the exception vector table at the beginning
of page 0 in memory. For each interrupt that can request DTC service, the DTC vector table
provides a pointer to an address in memory where the table of DTC control register information
for that interrupt is stored. The register information tables can be placed in any available locations
in page 0.
ote: TA , TA ,... : Addresses of DTC register information tables in memory.
In minimum mode, each entry in the DTC vector table consists of two bytes, pointing to an
address in page 0. In maximum mode, for compatibility reasons, each DTC vector table entry
consists of four bytes but the first two bytes are ignored; the last two bytes point to an address
which is implicitly assumed to be in page 0, regardless of the current page specifications.
Figure 6-4 shows one DTC vector table entry in minimum and maximum mode.
Note: TA
0
In the normal case the register information tables are placed on a RAM. If the
software does not need to modify the register information (addresses are fixed and
transfer count is 1), it can be placed on ROM.
Vector table
Exception
vector table
DTC vector
table
1
0
, TA
TA
TA
1
0
1
, ...: Addresses of DTC register information tables in memory.
TA
TA
1
Figure 6-3 DTC Vector Table
0
Register
information table
0
Register
information table
1
RAM
120
DTMR0
DTSR0
DTDR0
DTCR0
DTMR1
DTSR1
DTDR1
DTCR1

Related parts for HD6475328-CP10