AT32UC3L064_11 ATMEL [ATMEL Corporation], AT32UC3L064_11 Datasheet - Page 63

no-image

AT32UC3L064_11

Manufacturer Part Number
AT32UC3L064_11
Description
32-bit Atmel AVR Microcontroller
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
7.9
7.9.1
Table 7-36.
Note:
7.9.2
Table 7-37.
Note:
32099HS–12/2011
Parameter
Startup time from power-up, using
regulator
Startup time from power-up, no
regulator
Startup time from reset release
Wake-up
Wake-up from shutdown
Symbol
t
RESET
Timing Characteristics
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
Startup, Reset, and Wake-up Timing
RESET_N Timing
cess technology. These values are not covered by test limits in production.
cess technology. These values are not covered by test limits in production.
Maximum Reset and Wake-up Timing
RESET_N Waveform Parameters
Parameter
RESET_N minimum pulse length
Idle
Frozen
Standby
Stop
Deepstop
Static
The startup, reset, and wake-up timings are calculated using the following formula:
Where
another clock source than RCSYS is selected as CPU clock the startup time of the oscillator,
Please refer to the source for the CPU clock in the
more details about oscillator startup times.
t
t
OSCSTART
=
t
CONST
t
CONST
Time from VDDIN crossing the V
POR33 to the first instruction entering the decode
stage of CPU. VDDCORE is supplied by the internal
regulator.
Time from VDDIN crossing the V
POR33 to the first instruction entering the decode
stage of CPU. VDDCORE is connected to VDDIN.
Time from releasing a reset source (except POR18,
POR33, and SM33) to the first instruction entering
the decode stage of CPU.
From wake-up event to the first instruction of an
interrupt routine entering the decode stage of the
CPU.
From wake-up event to the first instruction entering
the decode stage of the CPU.
Measuring
, must added to the wake-up time in the stop, deepstop, and static sleep modes.
+
N
and
CPU
×
N
(1)
CPU
t
CPU
(1)
are found in
Conditions
POT+
POT+
Table
threshold of
threshold of
7-36.
”Oscillator Characteristics” on page 50
t
CPU
AT32UC3L016/32/64
Min
10
Max
is the period of the CPU clock. If
27 +
27 +
97 +
t
CONST
t
t
t
2210
1810
1180
OSCSTART
OSCSTART
OSCSTART
170
0
0
0
Max
(in µs)
Units
ns
Max
110
110
116
116
116
N
19
0
0
0
0
CPU
for
63

Related parts for AT32UC3L064_11