XR16C850CM EXAR [Exar Corporation], XR16C850CM Datasheet - Page 31
XR16C850CM
Manufacturer Part Number
XR16C850CM
Description
2.97V TO 5.5V UART WITH 128-BYTE FIFO
Manufacturer
EXAR [Exar Corporation]
Datasheet
1.XR16C850CM.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XR16C850CM-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XR16C850CM-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XR16C850CMTR
Manufacturer:
BROADCOM
Quantity:
100
Company:
Part Number:
XR16C850CMTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
xr
REV. 2.3.1
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
•
•
FCR[3]: DMA Mode Select
Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.
•
•
FCR[5:4]: Transmit FIFO Trigger Select
(logic 0 = default, TX trigger level = 1)
These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the
number of characters in the FIFO falls below the selected trigger level, or when it gets empty in case that the
FIFO did not get filled over the trigger level on last re-load.
must be set to ‘1’ before these bits can be accessed.
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
The FCTR Bits 5-4 are associated with these 2 bits. These 2 bits are used to set the trigger level for the receive
FIFO. The UART will issue a receive interrupt when the number of the characters in the FIFO crosses the
trigger level.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = Normal Operation (default).
Logic 1 = DMA Mode.
Table 10
shows the complete selections.
31
Table 10
2.97V TO 5.5V UART WITH 128-BYTE FIFO
below shows the selections. EFR bit-4
XR16C850