HD6433044 Hitachi Semiconductor, HD6433044 Datasheet - Page 219

no-image

HD6433044

Manufacturer Part Number
HD6433044
Description
(HD64 Series) Hitachi Single-Chip Microcomputer
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6433044A00FV
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6433044F16
Manufacturer:
HITACHI
Quantity:
5 530
Part Number:
HD6433044F16
Manufacturer:
IDT
Quantity:
3 198
Part Number:
HD6433044F16
Manufacturer:
HITACHI
Quantity:
648
Part Number:
HD6433044F16A00
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6433044F18
Manufacturer:
HITACHI
Quantity:
5 530
Part Number:
HD6433044F18
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6433044F18
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6433044F18M08
Manufacturer:
TI
Quantity:
403
Part Number:
HD6433044F18M08
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6433044F18M08
Manufacturer:
HITACHI/日立
Quantity:
20 000
8.4 Operation
8.4.1 Overview
Table 8-5 summarizes the DMAC modes.
Table 8-5 DMAC Modes
Transfer Mode
Short address
mode
Full address
mode
A summary of operations in these modes follows.
I/O Mode: One byte or word is transferred per request. A designated number of these transfers
are executed. A CPU interrupt can be requested at completion of the designated number of
transfers. One 24-bit address and one 8-bit address are specified. The transfer direction is
determined automatically from the activation source.
Idle Mode: One byte or word is transferred per request. A designated number of these transfers
are executed. A CPU interrupt can be requested at completion of the designated number of
transfers. One 24-bit address and one 8-bit address are specified. The addresses are held fixed. The
transfer direction is determined automatically from the activation source.
Repeat Mode: One byte or word is transferred per request. A designated number of these
transfers are executed. When the designated number of transfers are completed, the initial address
and counter value are restored and operation continues. No CPU interrupt is requested. One 24-bit
address and one 8-bit address are specified. The transfer direction is determined automatically
from the activation source.
Normal mode
Block transfer mode
I/O mode
Idle mode
Repeat mode
Activation
Compare match/input
capture A interrupt from
ITU channels 0 to 3
Transmit-data-empty
and receive-data-full
interrupts from SCI
channel 0
External request
Auto-request
External request
Compare match/input
capture A interrupt from
ITU channels 0 to 3
External request
205
Notes
• Up to four channels
• Only the B channels
• A and B channels are
• Burst mode or cycle-
can operate
independently
support external
requests
paired; up to two
channels are
available
steal mode can be
selected for auto-
requests

Related parts for HD6433044