EVAL-ADE7759E AD [Analog Devices], EVAL-ADE7759E Datasheet
EVAL-ADE7759E
Related parts for EVAL-ADE7759E
EVAL-ADE7759E Summary of contents
Page 1
GENERAL DESCRIPTION The ADE7759 is an accurate active power and energy measurement IC with a serial interface and a pulse output. The ADE7759 incor- porates two second order Σ-∆ ADCs, a digital integrator (on CH1), reference circuitry, temperature sensor, ...
Page 2
ADE7759 TABLE OF CONTENTS FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
SPECIFICATIONS T MIN Parameter ENERGY MEASUREMENT ACCURACY Measurement Bandwidth 1 Measurement Error on Channel 1 Channel 1 Range = 0.5 V Full-Scale Gain = 1 Gain = 2 Gain = 4 Gain = 8 Gain = 16 Channel ...
Page 4
ADE7759–SPECIFICATIONS Parameter REFERENCE INPUT REF Input Voltage Range IN/OUT Input Capacitance ON-CHIP REFERENCE Reference Error Current Source Output Impedance Temperature Coefficient CLKIN Input Clock Frequency LOGIC INPUTS RESET, DIN, SCLK, CLKIN, and CS Input High Voltage, V INH Input Low ...
Page 5
TIMING CHARACTERISTICS Parameter A, B Versions Unit Write Timing (min 150 ns (min 150 ns (min (min (min) 5 µs (min) t 6.4 6 µs ...
Page 6
... ADE7759 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. ORDERING GUIDE Model ADE7759ARS ADE7759ARSRL EVAL-ADE7759E *RS = Shrink Small Outline Package in tubes; RSRL = Shrink Small + 0 Outline Package in reel ...
Page 7
Pin No. Mnemonic Description RESET 1 Reset Pin for the ADE7759. A logic low on this pin will hold the ADCs and digital circuitry (including the serial interface reset condition Digital Power Supply. This pin provides ...
Page 8
ADE7759 Pin No. Mnemonic Description 12 ZX Voltage Waveform (Channel 2) Zero Crossing Output. This output toggles logic high and low at the zero crossing of the differential signal on Channel 2—see Zero Crossing Detection section. SAG 13 This open ...
Page 9
0.3 + 0.2 0.1 0.0 –0.1 + –0.2 FULL SCALE = 0.5V –0.3 GAIN = 1 INTEGRATOR OFF –0.4 INTERNAL REFERENCE –0.5 0.01 0.1 1 ...
Page 10
ADE7759 0.5 0.4 0.3 – 0.2 0.1 0.0 –0.1 –0.2 FULL SCALE = 0.5V –0.3 GAIN = 4 INTEGRATOR OFF –0.4 EXTERNAL REFERENCE –0.5 0.01 0.1 1 CURRENT – A 0.5 0.4 0.3 – ...
Page 11
Test Circuits 100nF 100nF 10 F AVDD DVDD RESET DIN 1k V1P 33nF DOUT RB 1k SCLK V1N U1 33nF CS ADE7759 CLKOUT V2N 1k 33nF CLKIN 600k V2P IRQ 110V 33nF 1k SAG ZX REF IN/OUT ...
Page 12
ADE7759 It is also possible to adjust offset errors on Channel 1 and Channel 2 by writing to the Offset Correction registers (CH1OS and CH2OS respectively). These registers allow channel offsets in the range ± ±50 mV (depending ...
Page 13
FREQUENCY – Hz –88.0 –88.5 –89.0 –89.5 –90.0 –90.5 –91.0 –91.5 –92 FREQUENCY – –1 –2 ...
Page 14
ADE7759 The ZX signal will go logic high on a positive going zero crossing and logic low on a negative going zero crossing on Channel 2. The zero crossing signal ZX is generated from the output of LPF1. LPF1 has ...
Page 15
INTERRUPTS ADE7759 Interrupts are managed through the Interrupt Status register (STATUS[7:0]) and the Interrupt Enable register (IRQEN[7:0]). When an interrupt event occurs in the ADE7759, the corresponding flag in the Status register is set to a Logic 1 —see Interrupt ...
Page 16
ADE7759 TEMPERATURE MEASUREMENT ADE7759 also includes an on-chip temperature sensor. A tem- perature measurement can be made by setting Bit 5 in the Mode register. When Bit 5 is set logic high in the Mode register, the ADE7759 will initiate ...
Page 17
ALIASING EFFECTS IMAGE FREQUENCIES 0 2 447 FREQUENCY – kHz For a di/dt sensor such as a Rogowski coil, however, the sensor has 20 dB per decade gain. This will neutralize the –20 dB per decade attenuation produced by this ...
Page 18
ADE7759 Channel 1 ADC Gain Adjust The ADC gain in Channel 1 can be adjusted by using the multiplier and Active Power Gain register (APGAIN[11:0]). The gain of the ADC is adjusted by writing a two’s complement 12-bit word to ...
Page 19
CHANNEL 2 ADC Channel 2 Sampling In Channel 2 waveform sampling mode (MODE[14:13 and WSMP = 1) the ADC output code scaling for Channel 2 is the same as Channel 1, i.e., the output swings between D7AE1h ...
Page 20
ADE7759 V1P HPF PGA1 ADC 1 V1 V1N V2P 1 DELAY BLOCK PGA2 ADC 2 V2 1.12 s/LSB V2N 0.1 PHCAL [7:0] –110 s TO +103 s V1 60Hz 0.30 0.25 0.20 ...
Page 21
INSTANTANEOUS p( – POWER SIGNAL 1999Ah VI CCCDh 00000h CURRENT i( sin( t) VOLTAGE v( sin –4 –8 –12 –16 –20 – FREQUENCY – ...
Page 22
ADE7759 CURRENT CHANNEL VOLTAGE CHANNEL As shown, the fastest integration time will occur when the Active Power Gain register is set to maximum full scale, i.e., 7FFh. AENERGY [39:0] 7F,FFFF,FFFFh 3F,FFFF,FFFFh 00,0000,0000h 5.8s 11.5s 23s 40,0000,0000 80,0000,0000h Note that the ...
Page 23
Figure 38 illustrates the Energy-to-Frequency conversion in the ADE7759. The Energy-to-Frequency conversion is accomplished by accumu- lating the Active power signal in a 24-bit register. An output pulse is generated when there is a ...
Page 24
ADE7759 E(t) Vlt VI – 4 ƒ 2ƒ /8.9Hz LINE CYCLE ENERGY ACCUMULATION MODE In Line Cycle Energy Accumulation mode, the energy accumu- lation of the ADE7759 can be synchronized to the Channel 2 zero crossing ...
Page 25
For 255 half cycles this would give a total integration time of 2.125 seconds. This would mean the energy register was updated 2.125/1.1175 µs (4/CLKIN) times. The average output value of LPF2 is given as: Contents of LENERGY [ 39 ...
Page 26
ADE7759 Table III. Frequency Dependencies of the ADE7759 Parameters Parameter Nyquist frequency for CH 1 and 2 ADCs CLKIN/8 PHCAL resolution (seconds per LSB) Active Energy register update rate (Hz) Waveform sampling rate (Number of samples per second) WAVSEL 1, ...
Page 27
As explained earlier, the data write is initiated by a write to the communications register followed by the data. During a data write operation to the ADE7759, data is transferred to all on- chip registers one byte at a time. ...
Page 28
ADE7759 CHECKSUM REGISTER The ADE7759 has a Checksum register (CHKSUM[5:0]) to ensure the data bits received in the last serial read operation are not corrupted. The 6-bit Checksum register is reset before the first bit (MSB of the register to ...
Page 29
Address Name R Bits 0Eh ZXTOUT R/W 12 0Fh SAGCYC R/W 8 10h IRQEN R/W 8 11h SAGLVL R/W 8 12h TEMP R 8 13h LINECYC R/W 14 14h LENERGY R 40 15h CFNUM R/W 12 1Eh CHKSUM ...
Page 30
ADE7759 DB7 DB6 W/R 0 Bit Bit Location Mnemonic Description The five LSBs of the Communications register specify the register for the data transfer operation. Table III lists the address of each ADE7759 on-chip ...
Page 31
TEST1 (TEST MODE SELECTION SHOULD BE SET TO 0) WAVSEL (WAVEFORM SELECTION FOR SAMPLE MODE LPF2 01 = CH1 + CH2 (40-BIT WAVEFORM SAMPLES CH1 11 = CH2 DTRT (WAVEFORM SAMPLES OUTPUT DATA RATE ...
Page 32
ADE7759 (ACTIVE ENERGY REGISTER OVERFLOW) (TEMPERATURE REGISTER READY) (ZERO CROSSING DETECTED) CH1OS Register (08H) The CH1OS register is an 8-bit, read/write enabled register. The MSB of this register is used to switch on/off the digital integrator in Channel 1, and ...