EVAL-ADV7320EB AD [Analog Devices], EVAL-ADV7320EB Datasheet - Page 79

no-image

EVAL-ADV7320EB

Manufacturer Part Number
EVAL-ADV7320EB
Description
Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
Manufacturer
AD [Analog Devices]
Datasheet
MODE 2—MASTER OPTION
(TIMING REGISTER 0 TR0 = X X X X X 1 0 1)
In this mode, the ADV7320/ADV7321 can generate horizontal
and vertical sync signals. A coincident low transition of both
HSYNC and VSYNC inputs indicates the start of an odd field.
A VSYNC low transition when HSYNC is high indicates the
start of an even field. The BLANK signal is optional. When the
BLANK input is disabled, the ADV7320/ADV7321
automatically blank all normally blank lines as per CCIR-624.
HSYNC , BLANK , and VSYNC are output on S_HSYNC ,
S_BLANK , and S_VSYNC , respectively.
HSYNC
BLANK
VSYNC
HSYNC
BLANK
PIXEL
VSYNC
DATA
PIXEL
DATA
NTSC = 16 × CLOCK/2
NTSC = 16 × CLOCK/2
PAL = 12 × CLOCK/2
PAL = 12 × CLOCK/2
Figure 118. SD Timing Mode 2 Even-to-Odd Field Transition Master/Slave
Figure 119. SD Timing Mode 2 Odd-to-Even Field Transition
NTSC = 122 × CLOCK/2
PAL = 132 × CLOCK/2
Rev. 0 | Page 79 of 88
NTSC = 122 × CLOCK/2
PAL = 132 × CLOCK/2
NTSC = 858 × CLOCK/2
PAL = 864 × CLOCK/2
Cb
Y
Cr
Y
Cb
Cb
Y
ADV7320/ADV7321
Cr
Y

Related parts for EVAL-ADV7320EB