OR3T125 Agere Systems, OR3T125 Datasheet - Page 40
OR3T125
Manufacturer Part Number
OR3T125
Description
3C and 3T Field-Programmable Gate Arrays
Manufacturer
Agere Systems
Datasheet
1.OR3T125.pdf
(210 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OR3T125-6PS208
Manufacturer:
LATTICE
Quantity:
30
Company:
Part Number:
OR3T125-6PS240-DB
Manufacturer:
LUCENT
Quantity:
96
Part Number:
OR3T125-6PS240-DB
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
OR3T1256PS208-DB
Manufacturer:
AGERE
Quantity:
201
Part Number:
OR3T1256PS208-DB
Manufacturer:
LATTICE
Quantity:
20 000
- Current page: 40 of 210
- Download datasheet (5Mb)
ORCA Series 3C and 3T FPGAs
Programmable Input/Output Cells
Input Demultiplexing
The combination of input register capability and the two inputs, IN1 and IN2, from each PIO to the internal routing
provides for input signal demultiplexing without any additional resources. Figure 24 shows the input configuration
and general timing for demultiplexing a multiplexed address and data signal. The PIO input signal is sent to both
the input latch and directly to IN2. The signal is latched on the falling edge of the clock and output to routing at IN1.
The address and data are then both available at the rising edge of the system clock. These signals may be regis-
tered or otherwise processed in the PLCs at that clock edge. Figure 24 also shows the possible use of the SLIC
decoder to perform an address decode to enable which registers are to receive the input data. Although the timing
shown is for using the input register as a latch, it may also be used in the same way as an FF. Also note that the sig-
nals found in PIO inputs IN1 and IN2 can be interchanged.
40
PIO LATCH
PIO INPUT
OUTPUT
OUTPUT
PLC FF
SCLK
ADDR1
SCLK
DATA0
DATA1
PAD
Figure 24. PIO Input Demultiplexing
ADDR2
ADDR2
DATA1
(continued)
DATA2
D
PIO
Q
ADDR3
ADDR3
IN1
IN2
DATA2
DATA3
OTHER ADDRESS
CE
D
LINES
SLIC
ADDR4
PLC
Q
ADDR4
DATA3
DEC
DATA4
ADDR5
Lucent Technologies Inc.
ADDR5
DATA4
Data Sheet
June 1999
5-5798(F)
Related parts for OR3T125
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Power Modules DC/DC Converters
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
InGaAs Avalanche Photodetector
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Ringing Access Switch
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential receiver
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
ORCA feild-programmable gate array. Voltage 3.3 V.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
4096-channel, 32-highway time-slot interchager
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
Manufacturer:
Agere Systems
Datasheet: