S1L50000 EPSON [Epson Company], S1L50000 Datasheet
S1L50000
Related parts for S1L50000
S1L50000 Summary of contents
Page 1
... S1L50000 SERIES HIGH DENSITY GATE ARRAY Œ DESCRIPTION EPSON Electronics America, Inc.’s S1L50000 Series is a family of ultra high-speed VLSI CMOS gate array utilizing a 0.35 m “sea-of-gates” architecture. The S1L50000H products feature 5V tolerant I/O buffers. Ultra-high-speed, high density and low power consumption Low voltage operation: 3 ...
Page 2
... LINE UP The S1L50000 Series comprises 11 types of masters, from which the customer is able to select the master most suitable. Total Master BC (Raw Gates) S1L50282/283/284 28710 S1L50752/753/754 75774 S1L50992/993/994 99198 S1L51252/253/254 125772 S1L51772/773/774 177062 S1L52502/503/504 250160 S1L53352/353/354 335858 S1L54422/423/424 442112 S1L55062/063/064 506688 S1L56682/683/684 ...
Page 3
... Symbol HV -0 -0 OUT T -65 to 150 STG i i 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 (V = 0V) ss Limits Unit 0 0 0V) ss Limits Unit 0 0.5 ...
Page 4
... Min -40 to 125 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 Typ Max Unit 3.30 3. Typ Max Unit 2 ...
Page 5
... - tri L -- tri H -- tfi L -- tfi H -- tri L -- tri H -- tfi L -- tfi = -40 to 125 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 Typ Max 5.00 5.25 V 5.00 5.50 3.30 3. Typ Max 3 ...
Page 6
... Electrical Characteristics of the S1L50000 Series 5.0V 0V Item Input Leakage Current Off State Leakage Current High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage High Level Input Voltage Low Level Input Voltage Hysteresis Voltage ...
Page 7
... Electrical Characteristics of the S1L50000 Series 3.3V 0.3V Item * Quiescent Current Input Leakage Current Off State Leakage Current High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage High Level Input Voltage Low Level Input Voltage ...
Page 8
... Electrical Characteristics of the S1L50000 Series 2.0V 0.2V Item * Quiescent Current Input Leakage Current Off State Leakage Current High Level Output Voltage Low Level Output Voltage High Level Input Voltage Low Level Input Voltage High Level Input Voltage Low Level Input Voltage Hysteresis Voltage ...
Page 9
... File Marking diagram P/O Simulation List Customer Spec. (Sign Off) ES(TS) Proto. Approval Delivery Spec. Delivery Spec. Approval i i 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 EEA Logical Check (Simulation) NG Verification * OK Timing Check (Simulation) Delay Analyzing NG Verification * OK Place & Route Delay Analyzing ...
Page 10
... EEA: Peacock (EXDT) 10 EPSON ELECTRONICS AMERICA, INC. DATA SHEET Software Documentation Simulation Support Turnkey Design Design Verification Static Timing Analysis JTAG Insertion Test Vector Conversion i i 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 i i Tel: (408) 922-0200 Fax: (408) 922-0238 ...
Page 11
... EDA/CAE SUPPORT (continued) Static Timing ΠSynopsys: PrimeTime (DesignTime) ΠViewlogic (Synopsys): Motive Layout Verification ΠCadence: Dracula/LVS EPSON ELECTRONICS AMERICA, INC. DATA SHEET i i 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 i i Tel: (408) 922-0200 Fax: (408) 922-0238 11 ...
Page 12
... Sales Office & Design Center Sales Office & Design Center Sales Office http://www.eea.epson.com 12 EPSON ELECTRONICS AMERICA, INC. DATA SHEET Southeast Regional i i 150 River Oaks Pkwy San Jose, CA 95134 ASIC S1L50000 Central Regional Sales Office i i Tel: (408) 922-0200 Fax: (408) 922-0238 ...