LCMXO2-256ZE-2SG32CES Lattice, LCMXO2-256ZE-2SG32CES Datasheet - Page 21
LCMXO2-256ZE-2SG32CES
Manufacturer Part Number
LCMXO2-256ZE-2SG32CES
Description
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 1.2V engineering sample
Manufacturer
Lattice
Datasheet
1.LCMXO2-256HC-4SG32I.pdf
(106 pages)
Specifications of LCMXO2-256ZE-2SG32CES
Rohs
yes
Maximum Operating Frequency
125 MHz
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Minimum Operating Temperature
0 C
- Current page: 21 of 106
- Download datasheet (8Mb)
In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to
switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-14 shows the output register block on the left, top and bottom edges.
Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)
Right Edge
The output register block on the right edge is a superset of the output register on left, top and bottom edges of the
device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right
edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the out-
put register block on other edges.
In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling
edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used
to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.
Figure 2-15 shows the output register block on the right edge.
SCLK
TD
D0
D1
D
Q
D/L Q
D
D/L Q
Q
2-17
Q0
Q1
MachXO2 Family Data Sheet
Tri-state path
Output path
TQ
Q
Architecture
Related parts for LCMXO2-256ZE-2SG32CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 1 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 1.2V -1 Speed
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 1 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 1.2V -1 Speed
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 45 I/O 1.2V 3 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 45 I/O 1.2V 3 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 2 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 1 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 2 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 1 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 3 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 2 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 3 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 56 I/O 1.2V 2 SPEED
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 256 LUTs 22 I/O 1.2V engineering sample
Manufacturer:
Lattice
Datasheet: