AT28C64B-15PU Atmel, AT28C64B-15PU Datasheet - Page 3

• Manufacturer Part Number: AT28C64B-15PU
• Description: IC EEPROM 64KBIT 150NS 28DIP
• Manufacturer: Atmel

Specifications of AT28C64B-15PU

• Format - Memory: EEPROMs - Parallel
• Memory Type: EEPROM
• Memory Size: 64K (8K x 8)
• Speed: 150ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-DIP (0.600", 15.24mm)
• Organization: 8 K x 8
• Interface Type: Parallel
• Access Time: 150 ns
• Output Enable Access Time: 70 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4.5 V
• Maximum Operating Current: 40 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 5 V
• Capacitance, Input: 4 pF
• Capacitance, Output: 8 pF
• Current, Input, Leakage: 10 μA
• Current, Operating: 40 mA
• Current, Output, Leakage: 10
• Data Retention: 10 yrs.
• Density: 64K
• Package Type: PDIP
• Power Dissipation: 220 mW
• Temperature, Operating: -40 to +85 °C
• Time, Access: 150 ns
• Time, Address Hold: 50
• Voltage, Input, High: 2 V
• Voltage, Input, Low: 0.8 V
• Voltage, Output, High: 2.4 V
• Voltage, Output, Low: 0.4 V
• Voltage, Supply: 5 V
• Memory Configuration: 8K X 8
• Supply Voltage Range: 4.5V To 5.5V
• Memory Case Style: DIP
• No. Of Pins: 28
• Rohs Compliant: Yes
• Operating Temperature Range: -40°C
• Ic Interface Type: Parallel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

3. Block Diagram
4. Device Operation
4.1
4.2
4.3
0270L–PEEPR–2/09
Read
Byte Write
Page Write
The AT28C64B is accessed like a Static RAM. When CE and OE are low and WE is high, the
data stored at the memory location determined by the address pins is asserted on the outputs.
The outputs are put in the high-impedance state when either CE or OE is high. This dual line
control gives designers flexibility in preventing bus contention in their systems.
A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write
cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is
latched by the first rising edge of CE or WE. Once a byte write has been started, it will automati-
cally time itself to completion. Once a programming operation has been initiated and for the
duration of t
The page write operation of the AT28C64B allows 1 to 64 bytes of data to be written into the
device during a single internal programming period. A page write operation is initiated in the
same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63
additional bytes. Each successive byte must be loaded within 150 µs (t
If the t
programming operation. All bytes during a page write operation must reside on the same page
as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the
page write operation, A6 to A12 must be the same.
The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be
loaded in any order and may be altered within the same load period. Only bytes which are spec-
ified for writing will be written; unnecessary cycling of other bytes within the page does not occur.
BLC
limit is exceeded, the AT28C64B will cease accepting data and commence the internal
WC
ADDRESS
, a read operation will effectively be a polling operation.
INPUTS
GND
VCC
WE
OE
CE
OE, CE and WE
X DECODER
Y DECODER
LOGIC
DATA INPUTS/OUTPUTS
INPUT/OUTPUT
IDENTIFICATION
CELL MATRIX
DATA LATCH
I/O0 - I/O7
Y-GATING
BUFFERS
BLC
) of the previous byte.
AT28C64B
3