MAX5167MCCM Maxim Integrated, MAX5167MCCM Datasheet
MAX5167MCCM
Specifications of MAX5167MCCM
Available stocks
Related parts for MAX5167MCCM
MAX5167MCCM Summary of contents
Page 1
... Accuracy of Acquired Signal o 0.01% Linearity Error o Fast Acquisition Time: 2.5µs o Low Droop Rate: 1mV/s o Low Hold Step: 0.25mV o Wide Output Voltage Range: +7V to -4V PART TEMP. RANGE MAX5167LCCM MAX5167MCCM MAX5167NCCM MAX5167LECM -40°C to +85°C MAX5167MECM -40°C to +85°C MAX5167NECM -40°C to +85°C TOP VIEW ...
Page 2
Sample/Hold Amplifier with Output Clamping Diodes ABSOLUTE MAXIMUM RATINGS V to AGND.......................................................-0.3V to +11. AGND .........................................................-6.0V to +0. ......................................................................+15.75V DGND ...........................................................-0.3V to +6. AGND ...........................................................-0.3V ...
Page 3
Sample/Hold Amplifier ELECTRICAL CHARACTERISTICS (continued +10.0V -5.0V +5.0V ±5%, AGND = DGND = Typical values are +25°C.) A PARAMETER SYMBOL S/H Pulse Width t Data ...
Page 4
Sample/Hold Amplifier with Output Clamping Diodes (V = +10V -5V +5V otherwise noted.) DROOP RATE vs. INPUT VOLTAGE 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0 ...
Page 5
Sample/Hold Amplifier PIN NAME 1 ADDR2 Bit 2 of the Address Decoder 2 ADDR3 Bit 3 of the Address Decoder 3 ADDR4 Bit 4 of the Address Decoder Enables the S/H pin. The polarity of SELECT is determined by ...
Page 6
Sample/Hold Amplifier with Output Clamping Diodes S/H SELECT CS SW1 CONFIG IN Figure 1. Functional Diagram Detailed Description Digital Interface The MAX5167 has three logic control inputs and five address lines. The address lines are inputs to a demul- ...
Page 7
Sample/Hold Amplifier Table 1. Channel/Output Selection ADDR4 ADDR3 ADDR2 ...
Page 8
Sample/Hold Amplifier with Output Clamping Diodes hold capacitor to acquire the input signal. To guarantee an accurate sample, maintain sample mode for at least 4µs. The output of the sample/hold amplifier tracks the input after 4µs. Only the addressed ...
Page 9
Sample/Hold Amplifier S/H ADDR_ SELECT, CONFIG OUT_ (CHANNEL x FROM HOLD TO SAMPLE) Figure 2. Timing Diagram V L SELECT ADDRESS BUS ADDR0–ADDR4 S/H IN DATA BUS DAC Figure 3. Multiplexing a DAC _______________________________________________________________________________________ with Output ...
Page 10
Sample/Hold Amplifier with Output Clamping Diodes A0– INPUT Figure 4. 64 Output Sample-and-Hold Circuit both of the 32-channel devices. The A5 line toggles the SELECT pins of both devices to select the active one. The device that ...
Page 11
Sample/Hold Amplifier with Output Clamping Diodes ______________________________________________________________________________________ Package Information 11 ...
Page 12
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2000 Maxim Integrated Products ...