MAX6824VUK-T Maxim Integrated, MAX6824VUK-T Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
MAX6824VUK-T
Manufacturer Part Number
MAX6824VUK-T
Description
Supervisory Circuits
Manufacturer
Maxim Integrated
Series
MAX6821, MAX6822, MAX6823, MAX6824, MAX6825r
Datasheet
1.MAX6821ZUK-T.pdf
(9 pages)
Specifications of MAX6824VUK-T
Number Of Voltages Monitored
1
Monitored Voltage
1.8 V, 2.5 V, 3 V, 3.3 V, 5 V
Undervoltage Threshold
1.52 V
Overvoltage Threshold
1.62 V
Output Type
Active High, Active Low, Push-Pull
Manual Reset
Not Resettable
Watchdog
Watchdog
Battery Backup Switching
No Backup
Power-up Reset Delay (typ)
320 ms
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-23
Chip Enable Signals
No
Maximum Power Dissipation
571 mW
Minimum Operating Temperature
- 40 C
Power Fail Detection
No
Supply Current (typ)
10 uA
Supply Voltage - Min
1 V
Figure 3. Watchdog Timing Relationship
Resets are issued to the µP during power-up, power-
down, and brownout conditions. The Typical Operating
Characteristics show a graph of the MAX6821–
MAX6825’s Maximum V
Threshold Overdrive, for which reset pulses are not
generated. The graph was produced using negative-
going V
voltage and ending below the reset threshold by the
magnitude indicated (reset threshold overdrive). The
graph shows the maximum pulse width that a negative-
going V
ing a reset pulse. As the amplitude of the transient
increases (i.e., goes farther below the reset threshold),
the maximum allowable pulse width decreases.
Typically, a V
reset threshold and lasts for 20µs or less will not trigger
a reset pulse.
One way to help the watchdog timer monitor software
execution more closely is to set and reset the watch-
dog input at different points in the program, rather than
pulsing the watchdog input high-low-high or low-high-
low. This technique avoids a stuck loop, in which the
watchdog timer would continue to be reset inside the
loop, keeping the watchdog from timing out.
Figure 5 shows an example of a flow diagram where
the I/O driving the watchdog input is set high at the
beginning of the program, set low at the beginning of
every subroutine or loop, then set high again when the
program returns to the beginning. If the program
should hang in any subroutine, the problem would
quickly be corrected, since the I/O is continually set
low and the watchdog timer is allowed to time out,
causing a reset or interrupt to be issued. As described
in the Watchdog Input Current section, this scheme
results in higher time average WDI input current than
does leaving WDI low for the majority of the timeout
period and periodically pulsing it low-high-low.
RESET*
*RESET IS THE INVERSE OF RESET.
V
WDI
CC
CC
CC
Watchdog Software Considerations
transient can typically have without trigger-
pulses, starting at the standard monitored
CC
t
RST
t
RP
transient that goes 100mV below the
_______________________________________________________________________________________
Low-Voltage SOT23 µP Supervisors with
CC
Transient Duration vs. Reset
Manual Reset and Watchdog Timer
t
WD
t
RP
Figure 4. Interfacing Open-Drain
Bidirectional Reset I/O
Figure 5. Watchdog Flow Diagram
MANUAL
RESET
GENERATOR
V
RESET
CC
MAX6822
Typical Operating Circuit
GND
V
CC
MR
RESET
SUBROUTINE OR
PROGRAM LOOP
MAX6823
SET WDI LOW
PROGRAM
SET WDI
RETURN
GND
START
V
CODE
HIGH
CC
RESET to µPs with
RESET
WDI
RESET
RESET
I/O
GND
V
µ
CC
µP
V
P
CC
7