W25X40BVZPIG Winbond Electronics, W25X40BVZPIG Datasheet

IC SPI FLASH 4MBIT 8WSON

W25X40BVZPIG

Manufacturer Part Number
W25X40BVZPIG
Description
IC SPI FLASH 4MBIT 8WSON
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25X40BVZPIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
104MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-WSON
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
W25X40BVZPIG
Quantity:
1 000
W25X10BV/20BV/40BV
1M-BIT, 2M-BIT AND 4M-BIT
SERIAL FLASH MEMORY WITH
4KB SECTORS AND DUAL I/O SPI
Publication Release Date: August 20,, 2009
- 1-
Preliminary -- Revision B

Related parts for W25X40BVZPIG

W25X40BVZPIG Summary of contents

Page 1

... AND 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI W25X10BV/20BV/40BV Publication Release Date: August 20,, 2009 - 1- Preliminary -- Revision B ...

Page 2

... Write Enable Latch (WEL) 9.1.3 Block Protect Bits (BP2, BP1, BP0) 9.1.4 Top/Bottom Block Protect (TB) 9.1.5 Reserved Bits 9.1.6 Status Register Protect (SRP) 9.1.7 Status Register Memory Protection 9.2 INSTRUCTIONS 9.2.1 Manufacturer and Device Identification 9.2.2 Instruction Set 9.2.3 Write Enable (06h) 9.2.4 Write Disable (04h) 9 ...

Page 3

Fast Read Dual Output (3Bh) 9.2.10 Fast Read Dual I/O (BBh) 9.2.11 Continuous Read Mode Bits (M7-0) 9.2.12 Continuous Read Mode Reset (FFFFh) 9.2.13 Page Program (02h) 9.2.14 Sector Erase (20h) 9.2.15 32KB Block Erase (52h) 9.2.16 Block Erase ...

Page 4

... Auto-increment Read capability  Efficient “Continuous Read Mode” – Low Instruction overhead – Continuous Read – As few as 8 clocks to address memory – Allows true XIP (execute in place) operation W25X10BV/20BV/40BV  Software and Hardware Write Protection – Write-Protect all or portion of memory – ...

Page 5

PIN CONFIGURATION SOIC 150-MIL / 208-MIL Figure 1a. W25X10BV/20BV/40BV Pin Assignments, 8-pin SOIC 150 / 208-mil (Package Code SN & SS) 4. PAD CONFIGURATION WSON 6X5-MM Figure 1b. W25X10BV/20BV/40BV Pad Assignments, 8-pad WSON 6X5-mm (Package Code ZP) W25X10BV/20BV/40BV Publication ...

Page 6

PIN CONFIGURATION PDIP 300-MIL Figure 1c. W25X40BV Pin Assignments, 8-pin PDIP (Package Code DA) 6. PIN DESCRIPTION SOIC 150 / 208-MIL, PDIP 300-MIL, WSON 6X5-MM PIN NO. PIN NAME 1 / (IO1) 3 /WP 4 GND 5 ...

Page 7

... The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register’s Block Protect (BP2, BP1, and BP0) bits and Status Register Protect (SRP) bit, a portion or the entire memory array can be hardware protected. The /WP pin is active low. ...

Page 8

BLOCK DIAGRAM Block Segmentation xxFF00h xxFFFFh • Sector 15 (4KB) • xxF000h xxF0FFh xxEF00h xxEFFFh • Sector 14 (4KB) • xxE000h xxE0FFh xxDF00h xxDFFFh • Sector 13 (4KB) • xxD000h xxD0FFh • • • xx2F00h xx2FFFh • Sector 2 ...

Page 9

FUNCTIONAL DESCRIPTION 8.1 SPI OPERATIONS 8.1.1 Standard SPI Instructions The W25X10BV/20BV/40BV are accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI ...

Page 10

... Status Register Protect (SRP) and Block Protect (TB, BP2, BP1, and BP0) bits. These Status Register bits allow a portion or all of the memory to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control ...

Page 11

... CONTROL AND STATUS REGISTERS The Read Status Register instruction can be used to provide status on the availability of the Flash memory array, if the device is write enabled or disabled, and the state of write protection. The Write Status Register instruction can be used to configure the device write protection features. See Figure 3. ...

Page 12

Status Register Protect (SRP) The Status Register Protect (SRP) bit is a non-volatile read/write bit in status register (S7) that can be used in conjunction with the Write Protect (/WP) pin to disable writes to status register. When the ...

Page 13

... W25X20BV (2M-BIT) MEMORY PROTECTION BLOCK(S) ADDRESSES NONE NONE 3 030000h - 03FFFFh 2 and 3 020000h - 03FFFFh 0 000000h - 00FFFFh 0 and 1 000000h - 01FFFFh 0 thru 3 000000h - 03FFFFh W25X10BV (1M-BIT) MEMORY PROTECTION BLOCK(S) ADDRESSES NONE NONE 1 010000h - 01FFFFh 0 000000h - 00FFFFh 0 and 1 000000h - 01FFFFh Publication Release Date: August 20, 2009 - 13 - DENSITY PORTION ...

Page 14

... Write, Program or Erase must complete on a byte boundary (CS driven high after a full 8-bits have been clocked) otherwise the instruction will be terminated. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed ...

Page 15

... A15–A8 A7–A0 A15–A8 A7–A0 A15–A8 A7–A0 dummy dummy dummy 00h A7-A0, (MF[7:0], M[7:0] ID[7:0]) (ID15-ID8) (ID7-ID0) Memory Capacity Type dummy dummy Publication Release Date: August 20, 2009 - 15 - BYTE 5 BYTE 6 N-BYTES (2) (D7–D0) (Next byte) continuous (Next Byte) dummy (D7–D0) ...

Page 16

Write Enable (06h) The Write Enable instruction (Figure 4) sets the Write Enable Latch (WEL) bit in the Status Register The WEL bit must be set prior to every Page Program, Sector Erase, Block Erase, Chip ...

Page 17

Read Status Register (05h) The Read Status Register instruction allows the 8-bit Status Register to be read. The instruction is entered by driving /CS low and shifting the instruction code “05h” into the DIO pin on the rising edge ...

Page 18

... The Write Status Register instruction allows the Block Protect bits (TB, BP2, BP1 and BP0 set for protecting all, a portion, or none of the memory from erase and program instructions. Protected areas become read-only (see Status Register Memory Protection table). The Write Status Register instruction also allows the Status Register Protect bit (SRP set ...

Page 19

... DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high. The Read Data instruction sequence is shown in figure 8 ...

Page 20

Fast Read (0Bh) The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of F eight “dummy” clocks after the 24-bit address as shown in figure 9. The ...

Page 21

Fast Read Dual Output (3Bh) The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DO and DIO, instead of just DO. This allows data ...

Page 22

Fast Read Dual I/O (BBh) The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO and similar to the Fast Read Dual Output (3Bh) instruction but with ...

Page 23

Figure 11b. Fast Read Dual I/O Instruction Sequence (Previous instruction set M5-4 = 10) W25X10BV/20BV/40BV Publication Release Date: August 20, 2009 - 23 - Preliminary -- Revision B ...

Page 24

... Continuous Read Mode Bits (M7-0) The “Continuous Read Mode” bits are used in conjunction with the “Fast Read Dual I/O” instruction to provide the highest random Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place performed on serial flash devices. ...

Page 25

... Page Program (02h) The Page Program instruction allows up to 256 bytes of data to be programmed at previously erased to all 1s (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “ ...

Page 26

... Sector Erase (20h) The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...

Page 27

... Block Erase (52h) The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...

Page 28

... Block Erase (D8h) The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...

Page 29

... Chip Erase (C7h or 60h) The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...

Page 30

Power-down (B9h) Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ...

Page 31

Release Power-down / Device ID (ABh) The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, obtain the devices electronic identification (ID) number or do ...

Page 32

Figure 20. Release Power-down / Device ID Instruction Sequence Diagram - 32 - W25X10BV/20BV/40BV ...

Page 33

Read Manufacturer / Device ID (90h) The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down/ Device ID instruction that provides both JEDEC assigned manufacturer ID and the specific device ID. The Read Manufacturer/Device ID instruction ...

Page 34

Read Manufacturer / Device ID Dual I/O (92h) The Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at ...

Page 35

Read Unique ID Number (4Bh) The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25X10BV/20BV/40BV device. The ID number can be used in conjunction with user software methods to help prevent ...

Page 36

... JEDEC assigned Manufacturer ID byte for Winbond (EFh) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 24. For memory type and capacity values refer to Manufacturer and Device Identification table. ...

Page 37

ELECTRICAL CHARACTERISTICS 10.1 Absolute Maximum Ratings PARAMETERS Supply Voltage Voltage Applied to Any Pin Transient Voltage on any Pin Storage Temperature Lead Temperature Electrostatic Discharge Voltage Notes: 1. Specification for W25X10BV/20BV/40BV are preliminary. See preliminary designation at the end ...

Page 38

Power-up Timing and Write Inhibit Threshold PARAMETER VCC (min) to /CS Low Time Delay Before Write Instruction Write Inhibit Threshold Voltage Note: 1. These parameters are characterized only. W25X10BV/20BV/40BV SYMBOL t (1) VSL t (1) PUW V (1) WI ...

Page 39

DC Electrical Characteristics PARAMETER SYMBOL CONDITIONS Input Capacitance C (1) IN Output Capacitance Cout Input Leakage I LI I/O Leakage I LO Standby Current Power-down Current Current Read Data / ...

Page 40

AC Measurement Conditions PARAMETER Load Capacitance Input Rise and Fall Times Input Pulse Voltages Input Timing Reference Voltages Output Timing Reference Voltages Note: 1. Output Hi-Z is defined as the point where data out is no longer driven. W25X10BV/20BV/40BV ...

Page 41

AC Electrical Characteristics DESCRIPTION Clock frequency for all instructions, except Read Data (03h) 2.7V-3.6V VCC & Industrial Temperature Clock frequency for all instructions, except Read Data (03h) 3.0V-3.6V VCC & Commercial Temperature Clock freq. Read Data instruction 03h Clock ...

Page 42

AC Electrical Characteristics ( DESCRIPTION /HOLD Active Setup Time relative to CLK /HOLD Active Hold Time relative to CLK /HOLD Not Active Setup Time relative to CLK /HOLD Not Active Hold Time relative to CLK /HOLD to Output Low-Z ...

Page 43

Serial Output Timing 10.9 Input Timing 10.10 Hold Timing W25X10BV/20BV/40BV Publication Release Date: August 20, 2009 - 43 - Preliminary -- Revision B ...

Page 44

PACKAGE SPECIFICATION 11.1 8-Pin SOIC 150-mil (Package Code SN) 8  SEATING PLANE b SYMBOL (  Notes: 1. Controlling dimensions: millimeters, ...

Page 45

SOIC 208-mil (Package Code SS) SYMBOL MIN A 1.75 A1 0.05 A2 1.70 b 0.35 C 0.19 D 5.18 D1 5.13 E 5. 7. 0° θ Notes: 1. Controlling dimensions: ...

Page 46

PDIP 300-mil (Package Code DA Symbol Min A --- A1 0.25 A2 3.18 B 0.41 B1 1. ...

Page 47

WSON (Package Code ZP)   SYMBOL MIN A 0.70 A1 0. 5.90 D2 3.35 4. (2) L 0.55 y 0.00 W25X10BV/20BV/40BV MILLIMETERS TYP. MAX MIN 0.75 0.80 0.0275 ...

Page 48

WSON 6x5mm Cont’d. MILLIMETERS SYMBOL MIN SOLDER PATTERN Notes: 1. Advanced Packaging Information; please contact Winbond for the latest minimum and maximum specifications. 2. BSC = Basic lead spacing between centers. 3. Dimensions D ...

Page 49

... ORDERING INFORMATION W = Winbond 25X = spiFlash Serial Flash Memory with 4KB sectors, Dual Outputs 40 = 4M-bit 20 = 2M-bit 10 = 1M-bit V = 2. 8-pin SOIC 150-mil pin SOIC 208-mil DA = 8-pin PDIP 300mil I = Industrial (-40°C to +85° Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb Notes: 1a. Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape T) or Tray (shape S), when placing orders. 1b. The “ ...

Page 50

... WSON-8 6x5mm 4M-bit DA 4M-bit PDIP-8 300mil Notes: 1. For WSON packages, the package type ZP is not used in the top side marking. W25X10BV/20BV/40BV PRODUCT NUMBER W25X10BVSNIG W25X20BVSNIG W25X40BVSNIG W25X40BVSSIG W25X10BVZPIG W25X20BVZPIG W25X40BVZPIG W25X40BVDAIG - 50 - TOP SIDE MARKING 25X10BVNIG 25X20BVNIG 25X40BVNIG 25X40BVSIG 25X10BVIG 25X20BVIG 25X40BVIG 25X40BVAIG ...

Page 51

... The specifications are subject to change and are not guaranteed. Winbond or an authorized sales representative should be consulted for current information before using this product. Trademarks Winbond and SpiFlash are trademarks of Winbond Electronics Corporation. All other marks are the property of their respective owner. Important Notice ...

Related keywords